The Community for Technology Leaders
Green Image
Issue No. 03 - March (1975 vol. 24)
ISSN: 0018-9340
pp: 305-310
M. Servit , Department of Computers, Electrotechnical Faculty, Czech Polytechnical Institute
ABSTRACT
Limitations which are placed on input and clock signals of single and double-rank synchronous sequential circuits with memory composed of level-triggered flip-flops are presented and compared with the results of Unger [1] and Curtis [2].
INDEX TERMS
Double-rank circuit, flip-flop memory, hazard correction, single-rank circuit, synchronous sequential circuit.
CITATION
M. Servit, "Hazard Correction in Synchronous Sequential Circuits", IEEE Transactions on Computers, vol. 24, no. , pp. 305-310, March 1975, doi:10.1109/T-C.1975.224211
97 ms
(Ver )