Issue No. 11 - November (1974 vol. 23)
H.Y.-P. Chang , Bell Laboratories
A comparison of the central processing unit (CPU) time and storage requirements for the parallel and deductive fault simulation techniques is presented. Versions of a parallel and deductive simulator were implemented and the comparison performed on an IBM System/360 Model 67 by simulating representative circuits including shift registers, sequencers, counters, two memory units, and a processor. Th
Deductive simulation method, fault diagnosis, fault simulation, logic design verification, parallel simulation method.
C. Elmendorf, S. Chappell, L. Schmidt and H. Chang, "Comparison of Parallel and Deductive Fault Simulation Methods," in IEEE Transactions on Computers, vol. 23, no. , pp. 1132-1138, 1974.