The Community for Technology Leaders
Green Image
Issue No. 07 - July (1974 vol. 23)
ISSN: 0018-9340
pp: 727-735
J.P. Hayes , Department of Electrical Engineering and Computer Science Program, University of Southern California
The problem of selecting test points to reduce the number of tests for fault detection in combinational logic networks is examined. A method is presented for labeling the lines of a network. Procedures are described for obtaining a minimal labeling, i.e., one corresponding to a minimal set of tests, for fanout-free circuits and for a restricted class of circuits with fanout. Using these procedures, a branch-and-bound algorithm is developed for selecting an optimal (or near-optimal) set of q test points in fanout-free networks. Some difficulties associated with test point placement in general networks are pointed out. It is shown that the labeling approach is also applicable to the problem of selecting and placing control logic.
Control logic, fault detection, improving diagnosability, placement algorithms, test points.
J.P. Hayes, A.D. Friedman, "Test Point Placement to Simplify Fault Detection", IEEE Transactions on Computers, vol. 23, no. , pp. 727-735, July 1974, doi:10.1109/T-C.1974.224021
109 ms
(Ver 3.3 (11022016))