Issue No. 02 - February (1974 vol. 23)

ISSN: 0018-9340

pp: 153-165

S. Yajima , Department of Information Science, Kyoto University

ABSTRACT

As a method for greatly reducing power dissipation in logic networks, we propose some logic organization techniques for logic networks. By such techniques, their power dissipation is to be minimized under certain input conditions, or the average power dissipation in the whole network should be minimized. A logic network in which these problems are taken into account will be called a power minimized logic circuit (PML).

INDEX TERMS

Asymmetrically power dissipating element, LSI, minimum power realization, NAND gate, positive (negative) loop, power dissipation in logic networks, power minimization problem, power minimized logic circuit (PML), zero power realization.

CITATION

S. Yajima, K. Inagaki, "Power Minimization Problems of Logic Networks",

*IEEE Transactions on Computers*, vol. 23, no. , pp. 153-165, February 1974, doi:10.1109/T-C.1974.223878