The Community for Technology Leaders
Green Image
This paper describes an algorithm for the computation of tests to detect failures in asynchronous sequential logic circuits. It is based upon an extension of the D-algorithm [1]. Discussion of experience with a program of the procedure is given.
Circuit testing, D-algorithm, diagnosis, LSI, simulation, test generation.
J.P. Roth, G.R. Putzolu, "A Heuristic Algorithm for the Testing of Asynchronous Circuits", IEEE Transactions on Computers, vol. 20, no. , pp. 639-647, June 1971, doi:10.1109/T-C.1971.223315
205 ms
(Ver 3.3 (11022016))