Issue No. 02 - February (1971 vol. 20)
A sequential machine that processes its inputs without changing state can be represented as a constrained combinational network. A system of Boolean equations that represent such a network must include assertions that formalize the required constraints. These constraints can be expressed as assertions about certain gate inputs and certain gate outputs within the network. In such networks, redundant and partially redundant gates are not pathological. The fault analysis method presented provides for the testing of both sides of an irredundant gate and for the detectable side of a partially redundant gate.
Axiomatic processing, Boolean logic, combinational networks, digital fault analysis, heuristic searching, syntactic reduction.
G. Whitney, "Algebraic Fault Analysis for Constrained Combinational Networks," in IEEE Transactions on Computers, vol. 20, no. , pp. 141-148, 1971.