Issue No. 10 - October (1970 vol. 19)
V. Batra , IEEE
An asynchronous unit delay is an n-input n-output asynchronous sequential circuit such that the present value of the output n-tuple is equal to the value of the input n-tuple prior to the last input change. The delay is of significance as a building block for shift register realizations of asynchronous circuits.
Asynchronous, equivalent flow table, fundamental mode, pulse controlled.
V. Batra, "Design of Asynchronous Unit Delays," in IEEE Transactions on Computers, vol. 19, no. , pp. 896-902, 1970.