The Community for Technology Leaders
Green Image
Issue No. 01 - January (1970 vol. 19)
ISSN: 0018-9340
pp: 34-38
Terry G. Gaddess , Coordinated Science Laboratory, University of Illinois, Urbana, Ill. 61801.; Texas Instruments, Inc., Dallas, Tex. 75222.
ABSTRACT
A design for a binary adder-checker system which employs residue codes to detect any error resulting from a single fixed fault is presented. In an adder, special functional relationships must exist, regardless of the particular logical realization. Consequently, for adders with either serial or parallel carry propagation, the worst possible error can be described precisely. Certain residue codes may then be used to detect that error by means of a simple checking algorithm with a minimnum of extra circuitry.
INDEX TERMS
CITATION
Terry G. Gaddess, "An Error-Detecting Binary Adder: A Hardware-Shared Implementation", IEEE Transactions on Computers, vol. 19, no. , pp. 34-38, January 1970, doi:10.1109/TC.1970.5008897
93 ms
(Ver )