The Community for Technology Leaders
Green Image
ABSTRACT
In this paper a practical approach to generate fault detection tests for four-phase MOS LSI circuits is discussed. Emphasis is given to a computer aid on the generation of both primary output and primary input test sequences. A technique to preset the circuit to predictable logic levels is presented.
INDEX TERMS
Computer aid, four-phase, LSI, MOS, test generation.
CITATION

n. Yao Tung Yen, "Computer-Aided Test Generation for Four-Phase MOS LSI Circuits," in IEEE Transactions on Computers, vol. 18, no. , pp. 890-894, 1969.
doi:10.1109/T-C.1969.222543
186 ms
(Ver 3.3 (11022016))