Issue No.01 - January (1969 vol.18)
null Yueh-Hsung Su , IEEE
An algorithm which reduces the number of gates and connections (diodes) in two-level, multiple-output combinational logic networks is presented and compared with conventional minimization procedures.
Algorithm, combinational logic synthesis, logic design automation, multiple-output switching functions, reduction of two-level logic.
null Yueh-Hsung Su, D.L. Dietmeyer, "Computer Reduction of Two-Level, Multiple-Output Switching Circuits", IEEE Transactions on Computers, vol.18, no. 1, pp. 58-63, January 1969, doi:10.1109/T-C.1969.222525