The Community for Technology Leaders
22nd IEEE VLSI Test Symposium, 2004. Proceedings. (2004)
Napa Valley, California
Apr. 25, 2004 to Apr. 29, 2004
ISSN: 1093-0167
ISBN: 0-7695-2134-7
pp: 199
Liyang Lai , University of Illinois at Urbana-Champaign
Thomas Rinderknecht , Mentor Graphics Corp., OR
Wu-Tung Cheng , Mentor Graphics Corp., OR
Janak H. Patel , University of Illinois at Urbana-Champaign
This paper presents a novel scan cell based control point insertion technique which eliminates timing degradation of conventional control points in built-in self test (BIST) applications. In this approach, control points are encoded into scan chains. Observation points are applied to enhance fault coverage. At each phase, a set of control points are activated to detect a set of target faults. Compared to conventional test point insertion, scan cell based control points improve controllability of the core logic without compromising timing performance of circuit under test (CUT). Experimental results show that close to stuck-at fault coverage by automatic test pattern generation (ATPG) can be achieved by our BIST method.

W. Cheng, T. Rinderknecht, L. Lai and J. H. Patel, "Logic BIST Using Constrained Scan Cells," 22nd IEEE VLSI Test Symposium, 2004. Proceedings.(VTS), Napa Valley, California, 2004, pp. 199.
90 ms
(Ver 3.3 (11022016))