The Community for Technology Leaders
2013 IEEE 31st VLSI Test Symposium (VTS) (2000)
Montreal, Canada
Apr. 30, 2000 to May 4, 2000
ISSN: 1093-0167
ISBN: 0-7695-0613-5
pp: 369
Janak H. Patel , University of Illinois at Urbana-Champaign
Ilker Hamzaoglu , University of Illinois at Urbana-Champaign
ABSTRACT
This paper presents a new technique, called C-compatibility, for reducing the test application time of the counter-based exhaustive Built-in-Self-Test (BIST) test pattern generators. This technique reduces the test application time by reducing the size of the binary counter used in the test pattern generators. We have incorporated the synthesis algorithm for synthesizing BIST test pattern generators using the C-compatibility technique into ATOM, an advanced ATPG system for combinational circuits. The experimental results showed that the test pattern generators synthesized using this technique for the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits achieve 100% stuck-at fault coverage in much smaller test application time than the previously published counter-based exhaustive BIST test pattern generators.
INDEX TERMS
Built-in-Self-Test, Test Application Time, Test Generation, Stuck-at Fault Model, Combinational Circuits
CITATION
Janak H. Patel, Ilker Hamzaoglu, "Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators", 2013 IEEE 31st VLSI Test Symposium (VTS), vol. 00, no. , pp. 369, 2000, doi:10.1109/VTEST.2000.843867
91 ms
(Ver 3.3 (11022016))