2013 IEEE 31st VLSI Test Symposium (VTS) (1999)
San Diego, California
Apr. 26, 1999 to Apr. 30, 1999
For many years, non-target detection experiments have been simulated by using AND/OR bridges or gross delay faults as surrogates. For example, the defective part level can be estimated based upon surrogate detection when test patterns target stuck-at faults in the circuit. For the first time, test pattern generation techniques that attempt to maximize non-target defect detection have been used to test a real, 100% scanned, commercial chip consisting of 75K logic gates. In this experiment, the defective part level for REDO-based patterns was 1,288 parts per million lower than that achieved by DC stuck-at based patterns generated using today's state of the art tools and techniques.
Vineet Mathur, Bryan Houchins, Jaehong Park, Kenneth M. Butler, M. Ray Mercer, Bret Stewart, Hari Balachandran, Li-C. Wang, Sooryong Lee, Michael R. Grimaila, Jennifer Dworak, "REDO - Probabilistic Excitation and Deterministic Observation - First Commercial Experiment", 2013 IEEE 31st VLSI Test Symposium (VTS), vol. 00, no. , pp. 268, 1999, doi:10.1109/VTEST.1999.766675