Panel Session 4:

ATE for VLSI: What Challenges Lie Ahead?

Coordinator:
B. West, Schlumberger

Moderator:
G. Sonnier, Lucent Bell Labs

Panelists:
D. Cheung, Credence
B. Koenemann, LogicVision
S. Nishtala, Sun Microsystems
B. West, Schlumberger
D. Wu, Intel

Abstract:

Recently observers have noted that the SEMI roadmap for ATE presents some disquieting demands — even that ATE may be “the show-stopper.” Escalating pincount, electrifying speeds, excruciating accuracy and megagate complexity make traditional VLSI ATE unbearably expensive. The question put to these panelists is, quite simply: “Is there a way out?”