Tutorials, Special Sessions, and Invited Talks

Tutorial T1: Neuromorphic Computing — Algorithms, Devices and Systems ..................................................1
  Bipin Rajendran, Udayan Ganguly, and Manan Suri

Tutorial T2: Validation and Debug of Security and Trust Issues in Embedded Systems ...............................3
  Prabhat Mishra, Swarup Bhunia, and Srivaths Ravi

  J.A. Abraham and A. Chatterjee

Tutorial T4: MEMS: Design, Fabrication, and their Applications as Chemical and Biosensors .............................................................8
  Nitin S. Kale

Tutorial T5: High Performance Low Power Designs — Challenges and Best practices in Design, Verification and Test .........................................................10
  Nagesh Tamarapalli, Prashanth Vallur, and Sachin Sudhakar Kulkarni
Tutorial T6: FinFET Device Circuit Co-design: Issues and Challenges ......................................................12
    S. Dasgupta and B. Anand
Tutorial T7: Physically Unclonable Function: A Promising Security Primitive for Internet of Things .................................................................................................................................14
    Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, Phuong Ha Nguyen, and Durga Prasad Sahoo
Tutorial T8: Scheduling Issues in Embedded Real-Time Systems ............................................................16
    Parmesh Ramanathan
Tutorial T9: Dealing with Startup Issues in Low Power Mixed Signal SoCs ..............................................17
    Sriram Ganesan
Embedded Tutorial ET1: Better-than-Worst-Case Timing Designs .............................................................19
    Adit D. Singh
Embedded Tutorial ET2: Volume Diagnosis for Yield Improvement ..........................................................21
    Wu-Tung Cheng and Sudhakar M. Reddy
Special Session: Continuous-Flow Biochips: Current Platforms and Emerging Research Challenges .................................................24
    Paul Pop, Tsung-Yi Ho, Krishnendu Chakrabarty, and William H. Grover
Invited Talk: IoT Protocols War and the Way Forward ..................................................................................28
    Virendra Gupta and Jayaraghavendran

Session A1: Embedded Systems
ARGUS: A Framework for Rapid Design and Prototype of Heterogeneous Multicore Systems in FPGA .................................................................................................................................29
    Jude Angelo Ambrose, Tuo Li, Daniel Murphy, Shivam Gargg, Nick Higgins, and Sri Parameswaran
Parameterizable FPGA Framework for Particle Filter Based Object Tracking in Video ................................35
    Pinalkumar Engineer, Rajbabu Velmurugan, and Sachin Patkar
RELSPEC: A Framework for Early Reliability Refinement of Embedded Applications ............................41
    Saurav Kumar Ghosh, Aritra Hazra, and Soumyajit Dey

Session A2: Embedded Systems
Thermal Extension of the Total Bandwidth Server ......................................................................................47
    Rehan Ahmed, Ayoosh Bansal, Bhuvana Kakunoori, Parameswaran Ramanathan, and Kewal K. Saluja
Thermal-Aware Test Data Compression Using Dictionary Based Coding ..................................................53
    Rajit Karmakar and Santanu Chattopadhyay
CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip ....................................59
    Rimpy Bishnoi, Vijay Laxmi, Manoj Singh Gaur, Radi Husin Bin Ramlee, and Mark Zwolinski
Way Halted Prediction Cache: An Energy Efficient Cache Architecture for Embedded Processors .....................................................................................................................................................................65

Neethu Bal Mallya, Geeta Patil, and Biju Raveendran

Session A4: Internet of Things and Products

A Frequency Scan Scheme for PLL-Based Locking to High-Q MEMS Resonators .................................................................71

Anjan Kumar, Abhinav Dikshit, Bill Clark, and Jeff Yan

NFC for Pervasive Healthcare Monitoring ..................................................................................................................................................................75

T.V. Prabhakar, Ujwal Mysore, Uday Saini, K.J. Vinoy, and Bharadwaj Amruthur

Hardware Solution for Real-Time Face Recognition .............................................................................................................................81

Gopinath Mahale, Hamsika Mahale, Arnav Goel, S.K. Nandy, S. Bhattacharya, and Ranjani Narayan

Session A5: Product and Emerging Technologies

Towards a Real-Time Campus-Scale Water Balance Monitoring System ................................................................................................87

Vignesh D. Kudva, Prashanth Nayak, Alok Rawat, G.R. Anjana, K.R. Sheetal Kumar, Bharadwaj Amrutur, and M.S. Mohan Kumar

Robot Navigation Using Neuro-electronic Hybrid Systems .........................................................................................................................93

Jude Baby George, Grace Mathew Abraham, Bharadwaj Amrutur, and Sujit Kumar Sikdar

Comparison of Off-Chip Training Methods for Neuromemristive Systems ......................................................................................99

Cory Merkel and Dhireesha Kudithipudi

Session A6: System Level Design

OcNoC: Efficient One-Cycle Router Implementation for 3D Mesh Network-on-Chip .............................................................................105

Ramon Fernandes, Lucas Brahm, Thais Webber, Rodrigo Cataldo, Leticia B. Poehls, and César Marcon

Mode-Division-Multiplexed Photonic Router for High Performance Network-on-Chip ........................................................................111

Dharanidhar Dang, Biplab Patra, Rabi Mahapatra, and Martin Fiers

A Hardware and Thermal Analysis of DVFS in a Multi-core System with Hybrid WNoC Architecture ........................................................................................................................................117

Sri Harsha Gade, Hemanta Kumar Mondal, and Sujay Deb

Session A7: System Level Design

Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-clockwise Optical Routing ........................................................................................................................................................................123

Matthew Kennedy and Avinash Karanth Kodi

Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping ................................................................................................................................................................129

Giordano Salvador, Siddharth Nilakantan, Baris Taskin, Mark Hempstead, and Ankit More
Session A8: HPC

Can You Trust Your Memory Trace? A Comparison of Memory Traces from Binary Instrumentation and Simulation .......................................................... 135
  Siddharth Nilakantan, Scott Lerner, Mark Hempstead, and Baris Taskin

Exploration of Migration and Replacement Policies for Dynamic NUCA over Tiled CMPs ........................................................................................................ 141
  Shirshendu Das and Hemangee K. Kapoor

Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations .......................................................... 147
  Santanu Sarma and Nikil Dutt

Micro-architectural Enhancements in Distributed Memory CGRAs for LU and QR Factorizations .......................................................... 153

Session B1: Design Verification

On-the-Fly Donut Formation in Compiled Memory .......................................................................................................................... 159
  Darvinder Singh, Isha Garg, Vineet Sachan, and Prasanna Nalawar

Scaling the UVM_REG Model towards Automation and Simplicity of Use .......................................................................................... 164
  Abhishek Jain and Richa Gupta

On the Analysis of Reversible Booth's Multiplier .......................................................................................................................... 170
  Jakia Sultana, Sajib Kumar Mitra, and Ahsan Raja Chowdhury

Session B2: Design Implementation

Two Phase Write Scheme to Improve Low Voltage Write-ability in Medium-Density SRAMs........................................................................................................ 176
  M. Sultan, M. Siddiqui, Shailendra Sharad, Yogendra Sharma, and Amit Khanuja

A CMOS 90nm 50Mhz Supply Noise Tolerant High Density 8T-NAND ROM .......................................................................................... 181
  Kedar Janardan Dhor, Vinay Kumar, and Ashish Kumar

2SAT Based Infeasibility Resolution during Design Rule Correction on Layouts with Multiple Grids .................................................................................. 186
  Nitin Salodkar, Subramanian Rajagopalan, Sambuddha Bhattacharya, and Shabbir Batterywala

Session B3: Design Verification

Formal Methods for Pattern Based Reliability Analysis in Embedded Systems .......................................................................................... 192
  Sumana Ghosh and Pallab Dasgupta

On Event Driven Modeling of Continuous Time Systems .......................................................................................................................... 198
  Dushyant Juneja
Session B4: Design Implementation

A Novel CKE-ODT-CSN Encoding Scheme in DDR Memory Interface .................................................................204
Vinod Inipodu Murugan, Narayanan Mayandi, and Sendhil Arul

A Design Approach for Compressor Based Approximate Multipliers .................................................................209
Naman Maheshwari, Zhixi Yang, Jie Han, and Fabrizio Lombardi

Integrated 16-Channel Transmit and Receive Beamforming ASIC for Ultrasound Imaging ........................................215
Chandrashekar Dusa, Samiyuktha Kalalii, P. Rajalakshmi, and Omkeshwar Rao

Session B5: Design Implementation

Thermal-Aware Application Scheduling on Device-Heterogeneous Embedded Architectures ........................................221
Karthik Swaminathan, Jagadish Kotra, Huichu Liu, Jack Sampson, Mahmut Kandemir, and Vijaykrishnan Narayanan

Exploring Scope of Power Reduction with Constrained Physical Synthesis ..........................................................227
Kaustav Guha, Sourav Saha, and Ricardo Nigaglioni

All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters .........................232
Pratik Dutta, Chandan Bandyopadhyay, and Hafizur Rahaman

Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming .....................................238
Nusrat Jahan Lisa and Hafiz Md. Hasan Babu

Session C1: Analog

On Slew Rate Enhancement in Class-A Opamps Using Local Common-Mode Feedback ........................................244
K.S. Rakshitdatta and Nagendra Krishnapura

Accurate Constant Transconductance Generation without Off-Chip Components .................................................249
Imon Mondal and Nagendra Krishnapura

Ultra-fast Cap-less LDO for Dual Lane USB in 28FDSOI .........................................................................................254
Saurabh Kumar Singh and Gautam Dey Kanungo

Session C2: Analog

Any Capacitor Stable LVR Using Sub-unity Gain Positive Feedback Loop in 65nm CMOS ........................................260
Saurabh Kumar Singh and Nitin Bansal

A Wide Dynamic-Range Low-Power Signal Conditioning Circuit for Low-Side Current Sensing Application ................265
T. Rahul, Bibhudatta Sahoo, S. Arya, S.J. Parvathy, and Veeresh Babu Vulligaddala
A Wide Tuning Range LC Quadrature Phase Oscillator Employing Mode Switching ..................................................271
Sivaramakrishna Rudrapati, Sharayu Jagtap, Md. Umar Shaikh, and Shalabh Gupta

Session C3: Devices and Circuits
Block-Level Electro-Migration Analysis (BEMA) for Safer Product Life .................................................................276
Radhika Gupta, Atul Bhargava, and Rakeshshenoy Panemangalore
Recessed MOSFET in 28 nm FDSOI for Better Breakdown Characteristics .................................................................282
N.K. Kranthi, Radhakrishnan Sithanandam, and Rama Komaragiri
A Noise Aware CML Latch Modelling for Large System Simulation ..............................................................................286
Debesh Bhatta, Suvadeep Bannerjee, and Abhijit Chatterjee

Session C4: Devices and Circuits
Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs ..................................................292
Sneh Lata Murotiya and Anu Gupta
An Efficient Transition Detector Exploiting Charge Sharing ......................................................................................298
Yu Wang and Adit D. Singh
A High-Efficiency Switched-Capacitance HTFET Charge Pump for Low-Input-Voltage Applications ..........................304
Unsuk Heo, Xueqing Li, Huichu Liu, Sumeet Gupta, Suman Datta, and Vijaykrishnan Narayanan

Session C6: Digital and FPGA
Power Optimization Techniques for DDR3 SDRAM ..................................................................................................310
Preeti Ranjan Panda, Vishal Patel, Praval Shah, Namita Sharma, Vaidyanathan Srinivasan, and Dipankar Sarma
A Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic ..............................................316
S. Dinesh Kumar and Noor Mahammad Sk
Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits ..............................321
Guilherme Heck, Leandro S. Heck, Ajay Singhv, Matheus T. Moreira, Peter A. Beerel, and Ney L.V. Calazans

Session C7: Digital and FPGA
Low-Area and Low-Power Reconfigurable Architecture for Convolution-Based 1-D DWT Using 9/7 and 5/3 Filters ..........................................................................................................................327
Pramod Kumar Meher, Basant Kumar Mohanty, and M.M.S. Swamy
SPAA-Aware 2D Gaussian Smoothing Filter Design Using Efficient Approximation Techniques ................................................................................................................333

Ankur Jaiswal, Bharat Garg, Vikas Kaushal, and G.K. Sharma

Session C8: Digital and FPGA
An FPGA-Based Architecture for Local Similarity Measure for Image/Video Processing Applications ..........................................................................................................................339

J.G. Pandey, A. Karmakar, C. Shekhar, and S. Gurumaranayan

FPGA Based Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration ........................................................................................................345

Gayathri R. Prabhu, Bibin Johnson, and J. Sheeba Rani

A High-Performance Energy-Efficient Hybrid Redundant MAC for Error-Resilient Applications ..........................................................................................................................351

Sunil Dutt, Anshu Chauhan, Rahul Bhadoriya, Sukumar Nandi, and Gaurav Trivedi

Energy Aware Computation Driven Approximate DCT Architecture for Image Processing ..........................................................................................................................357

Vikas Kaushal, Bharat Garg, Ankur Jaiswal, and G.K. Sharma

Session D1: Test and Reliability
New Methods for Simulation Speed-up and Test Qualification with Analog Fault Simulation .................................................................................................................................363

V.R. Devanathan, Lakshmanan Balasubramanian, and Rubin Parekhji

Efficient Peak Power Estimation Using Probabilistic Cost-Benefit Analysis .................................................................................................................................369

Hadi Hajimiri, Kamran Rahmani, and Prabhat Mishra

DFT Technique for Quick Characterization of Flash Offset in Pipeline ADCs .................................................................................................................................375

Pradeep Nair and Nagarajan Viswanathan

Session D2: Test and Reliability
Framework for Selective Flip-Flop Replacement for Soft Error Mitigation .................................................................................................................................381

Pavan Vithal Torvi, V.R. Devanathan, and V. Kamakoti

Diagnostic Tests for Pre-bond TSV Defects .................................................................................................................................387

Bei Zhang and Vishwani D. Agrawal

Few Good Frequencies for Power-Constrained Test .................................................................................................................................393

Sindhu Gunasekar and Vishwani D. Agrawal

Session D3: Test and Reliability
Using Boolean Tests to Improve Detection of Transistor Stuck-Open Faults in CMOS Digital Logic Circuits .................................................................................................................................399

Xijiang Lin, Sudhakar M. Reddy, and Janusz Rajski
Evaluating a Hardware-Based Approach for Detecting Resistive-Open Defects in SRAMs  ...................................................................................................................................................................405

F. Lavratti, L.M. Bolzani Poehls, F. Vargas, A. Calimera, and E. Macii

**Session D4: EDA**

Statistical Analysis of 64Mb SRAM for Optimizing Yield and Write Performance .........................................................411

_Gaurav Narang, Pragya Sharma, Mansi Jain, and Anuj Grover_

A Recursive Model for Smooth Approximation to Wirelength and Its Impact on Analytical Placement ..................................................................................................417

_B.N.B. Ray and Shankar Balachandran_

A Nonlinear Analytical Optimization Method for Standard Cell Placement of VLSI Circuits ........................................................................................................................................................................423

_Sameer Pawanekar, Gaurav Trivedi, and Kalpesh Kapoor_

**Session D5: EDA**

Monitoring AMS Simulation: From Assertions to Features ........................................................................................................429

_Antara Ain and Pallab Dasgupta_

BDD-Based Synthesis for All-Optical Mach-Zehnder Interferometer Circuits .................................................................................................................................435

_Eleonora Schönborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman, and Rolf Drechsler_

Optimized Logarithmic Barrel Shifter in Reversible Logic Synthesis .................................................................................................................441

_Sajib Kumar Mitra and Ahsan Raja Chowdhury_

**Session: Poster Session**

Rectilinear Steiner Clock Tree Routing Technique with Buffer Insertion in Presence of Obstacles ........................................................................................................................................................................447

_Partha Pratim Saha, Sumonto Saha, and Tuhina Samanta_

Geometric Programming Formulation for Gate Sizing with Pipelining Constraints ..................................................................................................................452

_Srinath R. Naidu_

On-the-Fly Mapping for Synthesizing Dynamic Domino Circuits ........................................................................................................458

_Sai Praveen Kadiyala and Debasis Samanta_

FirmLeak: A Framework for Efficient and Accurate Runtime Estimation of Leakage

Power by Firmware ..............................................................................................................................................................................464

_Arun Joseph, Anand Haridass, Charles Lefurgy, Spandana Rachamalla, Sreekanth Pai, Diyanesh Chinnakkonda, and Vidushi Goyal_

Design of 3D Antennas for 24 GHz ISM Band Applications .............................................................................................................470

_Putluru Sravani and Madhav Rao_

Smart Port Allocation for Adaptive NoC Routers .................................................................................................................................475

_Reenu James, John Jose, and Jobin K. Antony_
EvoDeb: Debugging Evolving Hardware Designs ................................................................. 481
   Debjyoti Bhattacharjee, Ansuman Banerjee, and Anupam Chattopadhyay

Optimal Test Scheduling of Stacked Circuits under Various Hardware and Power
Constraints ......................................................................................................................... 487
   Spencer K. Millican and Kewal K. Saluja

A 300 KBPS 23.2 MHz Binary Frequency Shift Keying Transmitter for USB Power
Line Communication in 180 nm BiCMOS ......................................................................... 493
   Aswin Srinivasa Rao and Karthik Subburaj

A Methodology for Placement of Regular and Structured Circuits .................................... 499
   Suman Chatterjee, Vikram Singh Saun, and Anand Arunachalam

A Flexible Scalable Hardware Architecture for Radial Basis Function Neural
Networks ............................................................................................................................. 505
   Mahnaz Mohammadi, Nitin Satpute, Rohit Ronge, Jayesh Chandiramani, S.K. Nandy,
   Aamir Raihan, Tanmay Verma, Ranjani Narayan, and Sukumar Bhattacharya

Sensitivity Analysis Based Predictive Modeling for MPSoC Performance and Energy
Estimation ................................................................................................................................ 511
   Hongwei Wang, Ziyuan Zhu, Jinglin Shi, and Yongtao Su

Accelerating SVM on Ultra Low Power ASIP for High Throughput Streaming
Applications ......................................................................................................................... 517
   Anmol Gupta and Ashutosh Pal

Implementation of NOR Logic Based on Material Implication on CMOL FPGA
Architecture ......................................................................................................................... 523
   Pravin Mane, Nishil Talati, Ameya Riswadkar, Bhavan Jasani, and C.K. Ramesha

Analysis of Second-Order Effect Components of Drain Conductance and Its
Implication on Output Resistance of Wilson Current Mirror ............................................. 529
   Kirmender Singh and A.B. Bhattacharyya

Noninvasive Cuffless Blood Pressure Measurement by Vascular Transit Time ..................... 535
   Satya Narayan Shukla, Karan Kakwani, Amit Patra, Bipin Kumar Lahkar,
   Vivek Kumar Gupta, Alwar Jayakrishna, Puneet Vashisht, and Induja Sreekanth

Reliability Enhancement of SoCs Based on Dynamic Memory Access Profiling
in Conjunction with PVT Monitoring ................................................................................ 541
   Deepak Baranwal, Dvigjay Singh, Khanusiya Soyeb, Sidhartha Sankar Rout,
   and Sujay Deb

DyMeP: An Infrastructure to Support Dynamic Memory Binding for Runtime
Mapping in CGRAs ............................................................................................................. 547
   Muhammad Adeel Tajammul, S.M.A. Jafri, Peeter Ellerve, Ahmed Hemani,
   Hannu Tenhunen, and Juha Plosila

Author Index ........................................................................................................................... 553