The Community for Technology Leaders
2009 22nd International Conference on VLSI Design (2009)
New Delhi
Jan. 5, 2009 to Jan. 9, 2009
ISSN: 1063-9667
ISBN: 978-0-7695-3506-7
pp: 131-136
Accurate and fast optimization of analog circuits is an important requirement of current synthesis methods. Obtaining the entire pareto optimal surface for conflicting performance objectives is essential for design space exploration as well as circuit sizing. Layout parasitics prevent the circuit from realizing the estimated optimal performance values but are not considered in most existing pareto-front generation methods. We develop a layout-aware circuit matrix modeling method along with an efficient multi-objective optimizer to synthesize the parasitic inclusive pareto-optimal performance surface. The algorithm achieves a pareto surface with points spread uniformly in all regions. The sensitivity of critical performance to candidate design points is used to select the best sizing solution during synthesis. Experiments on benchmark circuits show the effectiveness of the proposed method in obtaining a speedup of an order of 10$^{3}$ with negligible loss of accuracy as compared to SPICE.
analog synthesis, layout-aware analog sizing, Pareto-surface, multi-objective optimization

R. Vemuri and A. Pradhan, "Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits," 2009 22nd International Conference on VLSI Design(VLSID), New Delhi, 2009, pp. 131-136.
90 ms
(Ver 3.3 (11022016))