The Community for Technology Leaders
2008 21st International Conference on VLSI Design (2008)
Hyderabad
Jan. 4, 2008 to Jan. 8, 2008
ISSN: 1063-9667
ISBN: 0-7695-3083-4
pp: 371-376
ABSTRACT
Adders and multipliers are the most important arithmetic units in a general microprocessor and the major source of power dissipation. Various architecture styles exist to implement these units, each having their own merits and demerits. However, due to continuing integrating intensity and growing needs of portable devices, low power design is of prime importance. In addition, much power is dissipated due to a large number of spurious transitions on internal nodes in power hungry multiplier structures. We present a new full adder structure based on complementary pass transistor logic (CPL) which is faster and more energy efficient than the existing structures. We also propose a new technique of implementing multiplier circuit using decomposition logic which improves speed and reduces power consumption by reducing the spurious transitions on internal nodes. Combined with the new adder structure and the decomposition logic, there is substantial improvement in the performance of the multiplier structures. With the help of these state of the art designs, it would be possible to design highly power efficient processors, especially digital signal processors. We have used TSPICE for simulation in the TSMC 180nm technology.
INDEX TERMS
CITATION

S. Agarwal, P. V. K and Y. R, "Energy-Efficient, High Performance Circuits for Arithmetic Units," 2008 21st International Conference on VLSI Design(VLSID), Hyderabad, 2008, pp. 371-376.
doi:10.1109/VLSI.2008.49
89 ms
(Ver 3.3 (11022016))