CALL FOR PARTICIPATION
10th IEEE VLSI Design & Test Symposium
August 9-12, 2006
International Centre, Goa, India
Sponsored by VLSI Society of India
Industry Sponsors: TI India, Controlnet India
In Cooperation With: IEEE-CS-SSCTC.
IEEE EDSSC Bangalore Chapter
IEEE Goa Chapter
Goa University
http://vlsi-india.net
Related Site - http://Vlsi.nj.nec.com/

History:

<table>
<thead>
<tr>
<th>Event Title</th>
<th>Venue</th>
<th>Date</th>
<th>Participants</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st VDAT</td>
<td>Chennai</td>
<td>January 7, 1998</td>
<td>30</td>
</tr>
<tr>
<td>2nd VDAT</td>
<td>New Delhi</td>
<td>August 6-7, 1998</td>
<td>70</td>
</tr>
<tr>
<td>3rd VDAT</td>
<td>New Delhi</td>
<td>August 20-21, 1999</td>
<td>120</td>
</tr>
<tr>
<td>4th VDAT</td>
<td>New Delhi</td>
<td>August 25-26, 2000</td>
<td>150</td>
</tr>
<tr>
<td>5th VDAT</td>
<td>Bangalore</td>
<td>August 16-18, 2001</td>
<td>220</td>
</tr>
<tr>
<td>6th VDAT</td>
<td>Bangalore</td>
<td>August 29-31, 2002</td>
<td>300</td>
</tr>
<tr>
<td>7th VDAT</td>
<td>Bangalore</td>
<td>August 28-30, 2003</td>
<td>300</td>
</tr>
<tr>
<td>8th VDAT</td>
<td>Bangalore</td>
<td>August 26-28, 2004</td>
<td>250</td>
</tr>
<tr>
<td>9th VDAT</td>
<td>Bangalore</td>
<td>August 10-13, 2005</td>
<td>300</td>
</tr>
</tbody>
</table>

Tracks in VDAT Symposium:

Track on **High-level Design** will discuss issues related to system-level synthesis, microarchitecture, embedded systems, codesign, core-based design of SoC, timing convergence, high-level synthesis, logic synthesis, memory synthesis, and FPGA synthesis. Track on **Physical Design and VLSI Technology** will discuss all issues related to physical design and process related aspects of integrated circuits, such as layout, fabrication, packaging, opto-electronic circuits, MEMS, deep submicron and nanometer devices. Track on **Testing and Verification** will discuss issues related to testing, testability, and verification of digital designs, memories, analog designs, and mixed-signal designs, and circuits containing deep-submicron and nanometer devices. **Full-day Tutorials** will be held on August 10, 2005.

Venue – The tutorials and the symposium will be held at the Goa International Centre (http://www.internationalcentregoa.com/).

Conference Committee

**General Co-Chairs:**
P. Sridhar, Controlnet India

**Technical Program Committee**
Vishwanath Agrawal, Auburn University, USA
Bharadwaj Amruthur, Texas Instruments India
P. V. Anandmohan, ECIL, Bangalore
Shabhir Batterywala, Synopsys, India
Navakanta Bhat, IISc, Bangalore, India
Bhargab Bhattacharya, ISI Calcutta, India
Srimat Chakradhar, NEC, USA
N. Chandrachoodan, IIT Madras
V. Kamakoti, IIT Chennai, India
R. Koodli, Infineon Technologies, India
Preeti Ranjan Panda, IIT Delhi, India
S. Mahanti-Shetti, KARMIC, India
Nilanjan Mukherjee, Mentor Graphics, USA
D. Nageshoudhuri, DAIICT, Gujrat, India
S. Natarajan, Emerging Memory Tech., Canada
R. Parekhji, Texas Instruments, India
C.P. Ravikumar, Texas Instruments, India
Partha Ray, National Semiconductor, India
J.N. Roy, Punjab University, India
Vineet Sahula, MREC Jaipur
Dinesh Sharma, IIT Bombay, India
S. Srinivasan, IIT Madras, India
Susmita Sur-Kolay, ISI Calcutta
Laxman Vennary, Silicon Image, USA
V. Visvanathan, Texas Instruments, India

**Local Organization Chair**
Sasidhar Reddy, Controlnet India

**Finance Chair**
Gopal Naidu, Texas Instruments India

**Website**
Yashdeep Mahajani, Wipro

**Ongoing Committee**
P. Sridhar, Controlnet
Rashid Kukkady
Sasidhar Reddy
Praveen K Saxena, Controlnet
V. V. Kamat, Goa University
Shailendra Aswale, RIT, Shiroda
Olavo D'Seuza, PCCE
Nilesh F Desai, FEC, Farmagudi
Komal Soares, PCCE

**ADDRESS FOR CORRESPONDENCE**
Proposals for one-day tutorials are invited. Each proposal must include an extended abstract, the agenda, and profiles of the speakers. Tutorials targeting Post Graduate students, faculty, and professionals with up to 2 years experience will be given higher priority. Authors should submit full papers of at most 10 A4-size pages, including figures and references. Submissions will undergo blind review – the authors must not include their names or affiliations in the submissions. Your submission should represent original contribution and should not have been submitted to other forums. It is important that abstracts bring out the contribution and novelty of the paper. Survey papers are not acceptable as submissions. However, proposals for embedded tutorials (1 hour or 2 hour duration), full-day and half-day tutorials, and proposals for panel discussions are invited. Please indicate clearly in the submission that your submission is a proposal for an embedded tutorial. Send your submissions through the Docman system accessible from http://vlsi-india.net as well as vdat05@hotmail.com
For questions relating to technical program, submissions, and sponsorships, write to:

C.P. Ravikumar
Texas Instruments, India
Bagmane Tech Park, CV Raman Nagar,
Bangalore 560093

Email: ravikumar@vlsi-india.net

**FAX:** 91-80-25048213

Submitting authors must become members of the vdat@vahooogroups.com mailing list, where updates on the symposium will be sent. Registration form and information about the local arrangements will be available from http://vlsi-india.net after March 1. Send any queries only to vdat05@hotmail.com

**IMPORTANT DATES**
Last Date for paper submission: March 15, 2006
Last Date for Tutorial submission: March 31, 2006
Notification of acceptance: May 1, 2006
Last day to receive final manuscript: June 1, 2006

Symposium Dates: August 9-12.