The Community for Technology Leaders
Integrated Circuit Design and System Design, Symposium on (2001)
Pirenopolis, Brazil
Sept. 10, 2001 to Sept. 15, 2001
ISBN: 0-7695-1333-6
TABLE OF CONTENTS

Foreword (PDF)

pp. viii

Reviewers (PDF)

pp. xi
Session 1 - Embedded Systems

Adaptive Systems-on-Chip: Architectures, Technologies and Applications (Abstract)

Jürgen Becker , Darmstadt University of Technology
Thilo Pionteck , Darmstadt University of Technology
Manfred Glesner , Darmstadt University of Technology
pp. 0002

Communication Architectures for System-on-Chip (Abstract)

Márcio E. Kreutz , Federal University of Rio Grande do Sul
Luigi Carro , Federal University of Rio Grande do Sul
Cesar A. Zeferino , Federal University of Rio Grande do Sul
Altamiro A. Susin , Federal University of Rio Grande do Sul
pp. 0014

Design of Functional Blocks for a Speech Recognition Portable System (Abstract)

José Luis Gómez-Cipriano , Instituto de Inform?tica - Universidade Federal do Rio Grande do Sul
Roger Pizzatto Nunes , Instituto de Inform?tica - Universidade Federal do Rio Grande do Sul
Sergio Bampi , Instituto de Inform?tica - Universidade Federal do Rio Grande do Sul
Dante Barone , Instituto de Inform?tica - Universidade Federal do Rio Grande do Sul
pp. 0020
Session 2 - Rapid Prototyping

On a Development Environment for Real-Time Information Processing in System-on-Chip Solutions (Abstract)

Marcel Jacomet , University of Applied Sciences Berne
Josef Goette , University of Applied Sciences Berne
Jörg Breitenstein , University of Applied Sciences Berne
Markus Hager , University of Applied Sciences Berne
pp. 0028

RABBIT - A Modular Rapid Prototyping Platform for Distributed Mechatronic Systems (Abstract)

M. C. Zanella , University of Paderborn
M. Robrecht , University of Paderborn
A. de Freitas Francisco , University of Paderborn
A. Horst , University of Paderborn
T. Lehmann , University of Paderborn
R. Gielow , University of Paderborn
pp. 0032

Using the CAN Protocol and Reconfigurable Computing Technology for Web-Based Smart House Auto (Abstract)

Fernando Moraes , Pontif?cia Universidade Cat?lica do Rio Grande do Sul (FACIN-PUCRS)
Alexandre Amory , Pontif?cia Universidade Cat?lica do Rio Grande do Sul (FACIN-PUCRS)
Ney Calazans , Pontif?cia Universidade Cat?lica do Rio Grande do Sul (FACIN-PUCRS)
Eduardo Bezerra , Pontif?cia Universidade Cat?lica do Rio Grande do Sul (FACIN-PUCRS)
Juracy Petrini , Pontif?cia Universidade Cat?lica do Rio Grande do Sul (FACIN-PUCRS)
pp. 0038
Session 3 - Formal Methods

New Aspects in High-Level Specification, Verification, and Design of IT Protocols (Abstract)

Heinz-Dieter Huemmer , Gerhard-Mercator-University Duisburg
Walter Geisselhardt , Gerhard-Mercator-University Duisburg
pp. 0058

Optimizing BDD-Based Verification Analysing Variable Dependencies (Abstract)

David Déharbe , Universidade Federal do Rio Grande do Norte
Jorgiano Márcio Bruno Vidal , Universidade Federal do Rio Grande do Norte
pp. 0064
Session 4 - Codesign

A Petri Net Based Approach for Hardware/Software Partitioning (Abstract)

Fred Cruz Filho , Universidade Federal de Pernambuco
Paulo Maciel , Universidade Federal de Pernambuco
Edna Barros , Universidade Federal de Pernambuco
pp. 0072

A Petri Net Based Method for Resource Estimation: An Approach Considering Data-Dependency, Casual and Temporal Precedences (Abstract)

Paulo Maciel , Universidade Federal de Pernambuco
Fred Cruz Filho , Universidade Federal de Pernambuco
Edna Barros , Universidade Federal de Pernambuco
pp. 0078

A Repartitioning and HW/SW Partitioning Algorithm to the Automatic Design Space Exploration in the Co-Synthesis of Embedded Systems (Abstract)

Francisco Assis M. do Nascimento , University of Tiibingen, Wilhelm Schickard Institute
Wolfgang Rosentiel , University of Tiibingen, Wilhelm Schickard Institute
pp. 0085

An Embedded Converter from RS232 to Universal Serial Bus (Abstract)

Ana Luiza de Almeida Pereira Zuquim , Universidade Federal de Minas Gerais
Claudionor José Nunes Coelho Jr , Universidade Federal de Minas Gerais
Antônio Otávio Fernandes , Universidade Federal de Minas Gerais
Marcos Pêgo de Oliveira , Universidade Federal de Minas Gerais
Andréa Iabrudi Tavares , Universidade Federal de Minas Gerais
pp. 0091
Session 5 - CAD & Test

A BIST Procedure for Analog Mixers in Software Radio (Abstract)

André C. Nácul , Universidade Federal do Rio Grande do Sul
Luigi Carro , Universidade Federal do Rio Grande do Sul
Daniel Janner , Universidade Federal do Rio Grande do Sul
Marcelo Lubaszewski , Universidade Federal do Rio Grande do Sul
pp. 0103

Summarizing a New Approach to Design Speech Recognition Systems: A Reliable Noise-Immune HW-SW Version (Abstract)

F. Vargas , Catholic University - PUCRS
R. D. Fagundes , Catholic University - PUCRS
D. Barros, Jr. , Catholic University - PUCRS
pp. 0109

An Integrated High-Level Test Synthesis for Built-in Self-Testable Designs (Abstract)

Laurence Tianruo Yang , St. Francis Xavier University
Jon Muzio , University of Victoria
pp. 0115
Session 6 - Analog Design

A 3-V 12-Bit Second Order Sigma-Delta Modulator Design in 0.8?m CMOS (Abstract)

Carlos Renato T. de Mori , Escola Federal de Engenharia de Itajub?
Paulo César Crepaldi , Escola Federal de Engenharia de Itajub?
Tales Cleber Pimenta , Escola Federal de Engenharia de Itajub?
pp. 0124

Analog Circuit Design Using Graded-Channel SOI NMOSFETS (Abstract)

Marcelo Antonio Pavanello , State University of Campinas
João Antonio Martino , Escola Polit?cnica da Universidade de S?o Paulo
Denis Flandre , Universit? Catholique de Louvain
pp. 0130

A Simplified Methodology for the Extraction of the ACM MOST Model Parameters (Abstract)

Rafael M. Coitinho , Universidade Federal de Santa Catarina
Luís H. Spiller , Universidade Federal de Santa Catarina
Márcio C. Schneider , Universidade Federal de Santa Catarina
Carlos Galup-Montoro , Universidade Federal de Santa Catarina
pp. 0136

An Environment to Aid the Synthesis of ThreePhase Analogue Waveform Using AHDL (Abstract)

A.C.R. Silva , University of S?o Paulo State
A.S. Cardoso , University of S?o Paulo State
pp. 0142
Session 7 - Digital Design I

Data Encription in an Electronic Ballot Box (Abstract)

Ricardo Pezzuol Jacobi , Universidade de Bras?lia
Luis Gustavo Carvalho , Universidade de Bras?lia
João Coelho , Universidade de Bras?lia
pp. 0156

Extending Sequencing Graphs for Reconfigurable Applications Modeling (Abstract)

Alexandro M. S. Adário , URI - Campus Erechim
Sergio Bampi , Institute for Informatics - UFRGS
pp. 0161
Session 8 - Physical Design

Designing VLSI Circuit Masks with the Software Agents2 (Abstract)

Evandro de Araújo Jardini , Funda??o Educacional de Fernand?polis
Dilvan de Abreu Moreira , Universidade de S?o Paulo
pp. 0168

Jale3D - Platform-independent IC/MEMS Layout Edition Tool (Abstract)

Luciano Copello Ost , Pontif?cia Universidade Cat?lica do Rio Grande do Sul
Marcos Mainardi , Pontif?cia Universidade Cat?lica do Rio Grande do Sul
Leandro Soares Indrusiak , Pontif?cia Universidade Cat?lica do Rio Grande do Sul
Ricardo Reis , Universidade Federal do Rio Grande do Sul
pp. 0174

LEGAL: An Algorithm for Simultaneous Net Routing (Abstract)

Marcelo de Oliveira Johann , Pontif?cia Universidade Cat?lica do Rio Grande do Sul - Campus II
Ricardo Augusto da Luz Reis , Universidade Federal do Rio Grande do Sul
pp. 0180

Testing the Printability of VLSI Layouts (Abstract)

Rui Martins , Universidade de Aveiro - DET
H. Kirchauer , Intel Corporation
pp. 0186
Session 9 - Low-Power and Low-Voltage

On Designing Mixed-Signal Fuzzy Logic Controllers as Embedded Subsystems in Standard CMOS Technologies (Abstract)

Carlos Dualibe , Universidad Cat?lica de C?rdoba
Paul Jespers , Universit? catholique de Louvain
Michel Verleysen , Universit? catholique de Louvain
pp. 0194

Low-Voltage Class AB Operational Amplifier (Abstract)

Volney C. Vincence , Universidade Federal de Santa Catarina
Carlos Galup-Montoro , Universidade Federal de Santa Catarina
Marcio C. Schneider , Universidade Federal de Santa Catarina
pp. 0207
Session 10 - Digital Design II

Synthesis of Multi-Burst Controllers as Modified Huffman Machines (Abstract)

Duarte Lopes de Oliveira , Departamento de Eletr?nica Aplicada do Instituto Tecnol?gico de Aeron?utica
Wagner C. Cunha , Departamento de Eletr?nica Aplicada do Instituto Tecnol?gico de Aeron?utica
Marius Strum , Laborat?rio de Microeletr?nica da Escola Polit?cnica da USP
Wang Jiang Chau , Laborat?rio de Microeletr?nica da Escola Polit?cnica da USP
pp. 0220

Pipelined Fast 2-D DCT Architecture for JPEG Image Compression (Abstract)

Luciano Volcan Agostini , Federal University of Rio Grande do Sul
Sergio Bampi , Federal University of Rio Grande do Sul
Ivan Saraiva Silva , Federal University of Rio Grande do Norte
pp. 0226

Author Index (PDF)

pp. 0237
94 ms
(Ver 3.3 (11022016))