The Community for Technology Leaders
Computer Architecture and High Performance Computing, Symposium on (2009)
Sao Paolo, Brazil
Oct. 28, 2009 to Oct. 31, 2009
ISSN: 1550-6533
ISBN: 978-0-7695-3857-0
pp: 169-176
ABSTRACT
RISC processors can be used to face the ever increasing demand for performance required by embedded systems. Nevertheless, this solution comes with the cost of poor code density. Alternative encodings for instruction sets, such as MIPS16 and Thumb, represent an effective approach to deal with this drawback. This article proposes to apply a new encoding to the SPARCv8 architecture. Through extensive analysis of a program mix from the Mibench and Mediabench benchmark suites, we suggest a new 16-bit instruction set, easily translated to its 32-bit counterpart during execution time. Using the aforementioned program mix to infer how code could be represented in the proposed 16-bit ISA, compression ratios as low as 56% can be obtained. We also evaluated the cache behavior and showed reductions of 42% on cache misses that can increase performance up to 28% (for patricia program with 2KB cache).
INDEX TERMS
SPARC alternate encoding code compression
CITATION

R. Pannain, E. C. Xavier, L. L. Ecco, R. J. de Azevedo, P. Centoducatte and B. C. Lopes, "SPARC16: A New Compression Approach for the SPARC Architecture," Computer Architecture and High Performance Computing, Symposium on(SBAC-PAD), Sao Paolo, Brazil, 2009, pp. 169-176.
doi:10.1109/SBAC-PAD.2009.22
85 ms
(Ver 3.3 (11022016))