Table of Contents

Program Chairs’ Message........................................................................................................ viii
Organizing Committee’s Message ............................................................................................ x
Conference Organizers............................................................................................................. xi
Brazilian Computing Society (SBC).......................................................................................... xii
Program Committee.................................................................................................................... xiv

Sessions

High Performance Applications

ParTriCluster: A Scalable Parallel Algorithm for Gene Expression Analysis........................................ 3
  Renata Araujo, Guilherme Trielli, Gustavo Orair, Wagner Meira Jr.,
  Renato Ferreira, and Dorgival Guedes

Towards Production Code Effective Portability among Vector Machines
and Microprocessor-Based Architectures ..................................................................................... 11
  Alvaro Luiz Fazenda, Eduardo Hidenori Enari, Luiz Flavio Rodrigues,
  and Jairo Panetta

Grid and Cluster Computing 1

Data Segmentation Management Infrastructure in a Database Grid............................................. 21
  Reinaldo Lourenso and Sergio Takeo Kofuji

Detecting Malicious Manipulation in Grid Environments............................................................. 28
  Felipe Martins, Márcio Maia, Rossana M. de Castro Andrade,
  Aldri L. dos Santos, and José Neuman de Souza

Policy-Based Resource Allocation in Hierarchical Virtual Organizations
for Global Grids .......................................................................................................................... 36
  Kyong Hoon Kim and Rajkumar Buyya
**Processor Microarchitecture**

A Speculative Trace Reuse Architecture with Reduced Hardware Requirements ........................................ 47  
*Maurício L. Pilla, Bruce R. Childers, Amarildo T. da Costa, Felipe M. G. França, and Philippe O. A. Navaux*

Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors ................................................................. 55  
*Daniel A. Jiménez and Gabriel H. Loh*

The mDTSTVLIW: A Multi-Threaded Trace-Based VLIW Architecture ........................................... 63  
*P. Rounce and A. F. De Souza*

**Grid and Cluster Computing 2**

GerpavGrid: Using the Grid to Maintain the City Road System ............................................................. 73  
*César A. F. De Rose, Tiago C. Ferreto, Marcelo B. de Farias, Vladimir G. Dias, Walfredo Cirne, Milena P. M. Oliveira, Katia Saikoski, and Maria Luiza Danieleski*

A Run-Time System for Efficient Execution of Scientific Workflows on Distributed Environments .................................................................................................................. 81  
*George Teodoro, Tulio Tavares, Renato Ferreira, Tahsin Kurc, Wagner Meira Jr., Dorgival Guedes, Tony Pan, and Joel Saltz*

**Performance Measurement and Analysis**

Dual-Thread Speculation: Two Threads in the Machine Are Worth Eight in the Bush ................................................................. 91  
*Fredrik Warg and Per Stenstrom*

Characterizing the Performance of Data Management Systems on Hyper-Threaded Architectures .................................................................................................................. 99  
*Wessam M. Hassanein, Moustafa A. Hammad, and Layali Rashid*

Ultra-Fast CPU Performance Prediction: Extending the Monte Carlo Approach ........................................ 107  
*Ram Srinivasan, Jeanine Cook, and Olaf Lubeck*

**Memory Hierarchy Architecture**

Scalable Value-Cache Based Compression Schemes for Multiprocessors .............................................. 117  
*Martin Thuresson and Per Stenstrom*

Tuning Mechanism for Two-Level Cache Hierarchy Intended for Instruction Caches and Low Energy Consumption ................................................................. 125  
*Abel Guilhermino Silva Filho, Pablo Viana, Edna Barros, and Manoel Eusebio Lima*

Applying the Zeros Switch-Off Technique to Reduce Static Energy in Data Caches ................................. 133  
*R. Ubal, J. Sahuquillo, S. Petit, and P. López*
Parallel and Distributed Algorithms, Architectures and Interconnection Networks

Combining Source Routing and Dynamic Fault Tolerance
Frank Olaf Sem-Jacobsen, Olav Lysne, and Tor Skeie

Runtime System Support for Running Applications with Dynamic
and Asynchronous Task Parallelism in Software DSM Systems
Rafael Mendes, Lauro Whately, Maria Clícia de Castro, Cristiana Bentes,
and Claudio Luis Amorim

Scalable Parallel Implementation of Bayesian Network to Junction Tree
Conversion for Exact Inference
Vasanth Krishna Namasivayam, Animesh Pathak, and Viktor K. Prasanna

Reconfigurable Systems and Operating System Support for Specific Applications

Reconfigurable System with Virtuoso Real-Time Kernel and TEV Environment
M. C. Andrade, C. E. Morón, and J. H. Saito

Virtual-Machine-Based Intrusion Detection on File-Aware Block Level Storage
Youhui Zhang, Yu Gu, Hongyi Wang, and Dongsheng Wang

Author Index