The Community for Technology Leaders
Reconfigurable Computing and FPGAs, International Conference on (2006)
San Luis Potosi
Sept. 20, 2006 to Sept. 22, 2006
ISBN: 1-4244-0689-7
TABLE OF CONTENTS
Papers

Covers (PDF)

pp. C1

Copyright page (PDF)

pp. iv

Table of Contents (PDF)

pp. v-vii

Preface (PDF)

pp. x

The Growing Complexity of FPGA CAD Tools (PDF)

D. Karchmer , Altera Corp., San Jose, CA
pp. 3

A Self-Reconfigurable Multimedia Player on FPGA (Abstract)

C. Pedraza , Univ. Rey Juan Carlos, Mostoles
P. Huerta , Univ. Rey Juan Carlos, Mostoles
J.I. Martinez , Univ. Rey Juan Carlos, Mostoles
J. Castillo , Univ. Rey Juan Carlos, Mostoles
pp. 1-6

Reconfigurable Microkernel-based RTOS: Mechanisms and Methods for Run-Time Reconfiguration (Abstract)

F. Dittmann , Heinz Nixdorf Inst., Paderborn Univ.
M. Gotz , Heinz Nixdorf Inst., Paderborn Univ.
pp. 1-8

Mesh Mapping Exploration for Coarse-Grained Reconfigurable Array Architectures (Abstract)

A. Garcia , Dept. Informatica, Univ. Fed. de Vicosa
R. Ferreira , Dept. Informatica, Univ. Fed. de Vicosa
M.V. Silva , Dept. Informatica, Univ. Fed. de Vicosa
pp. 1-10

A Reconfigurable Simulation Framework for Financial Computation (Abstract)

D.B. Thomas , Dept. of Comput., Imperial Coll., London
J.A. Bower , Dept. of Comput., Imperial Coll., London
W. Luk , Dept. of Comput., Imperial Coll., London
O. Mencer , Dept. of Comput., Imperial Coll., London
pp. 1-9

A Block-Based Open Source Approach for a Reconfigurable Virtual Instrumentation Platform Using FPGA Technology (Abstract)

A. Shapiro , Microprocessor Lab., ICTP-INFN, Trieste
A. Cicuttin , Microprocessor Lab., ICTP-INFN, Trieste
M.L. Crespo , Microprocessor Lab., ICTP-INFN, Trieste
pp. 1-8

Communication Interface Generation For HW/SW Architecture In The STARSoC Environment (Abstract)

A. Samahi , LE2I Lab., Univ. of Burgundy, Dijon
S. Boukhechem , LE2I Lab., Univ. of Burgundy, Dijon
E.-B. Bourennane , LE2I Lab., Univ. of Burgundy, Dijon
pp. 1-6

Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol (Abstract)

E. Marques , Dept. of Sao Paulo, Sao Paulo Univ.
J. Luiz e Silva , Dept. of Sao Paulo, Sao Paulo Univ.
pp. 1-7

Exploring Non-Traditional Hardware-Software Interaction (Abstract)

J.A. Suris , Bradley Dept. of Electr.&Comput. Eng., Virginia Polytech. Inst.&State Univ., Blacksburg, VA
P. Athanas , Bradley Dept. of Electr.&Comput. Eng., Virginia Polytech. Inst.&State Univ., Blacksburg, VA
pp. 1-8

A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead (Abstract)

R.F. DeMara , Sch. of Electr. Eng.&Comput. Sci., Central Florida Univ., Orlando, FL
null Heng Tan , Sch. of Electr. Eng.&Comput. Sci., Central Florida Univ., Orlando, FL
pp. 1-5

Preliminary Steps Towards Protein Folding Prediction Using Reconfigurable Computing (Abstract)

N.B. Armstrong , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
C.R.E. Lima , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
H.S. Lopes , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
pp. 1-7

Implementation of a Parallel Algorithm for Protein Pairwise Alignment Using Reconfigurable Computing (Abstract)

C. Jory , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
G.L. Moritz , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
C.R.E. Lima , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
H.S. Lopes , Bioinformatics Lab.&Electron. Dept., Fed. Univ. of Technol. - Parana, Curitiba
pp. 1-7

Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware (Abstract)

C.A. Sharma , Coll. of Electr. Eng.&Comput. Sci., Central Florida Univ., Orlando, FL
R.S. Oreifej , Coll. of Electr. Eng.&Comput. Sci., Central Florida Univ., Orlando, FL
R.F. DeMara , Coll. of Electr. Eng.&Comput. Sci., Central Florida Univ., Orlando, FL
pp. 1-8

A QCA Implementation of a Configurable Logic Block for an FPGA (Abstract)

T. Lantz , Dept. of Electr. Eng., Rochester Inst. of Technol., NY
E. Peskin , Dept. of Electr. Eng., Rochester Inst. of Technol., NY
pp. 1-10

Robust Ultra-Low Power Subthreshold Logic Flip-Flop Design for Reconfigurable Architectures (Abstract)

A. Chavan , Dept. of Electr.&Comput. Eng., Texas Univ., El Paso, TX
G. Dukle , Dept. of Electr.&Comput. Eng., Texas Univ., El Paso, TX
pp. 1-7

Measuring Leakage Power in Nanometer CMOS 6T-SRAM Cells (Abstract)

A.D. Garcia-Garcia , Dept. de Ingenieria Electrica y Electronica Tecnologico de Monterrey, Campus Estado de Mexico, Atiza
M.R. de Alba-Rosano , Dept. de Ingenieria Electrica y Electronica Tecnologico de Monterrey, Campus Estado de Mexico, Atiza
pp. 1-7

A GF(24m) Inverter and its Application in a Reconfigurable Tate Pairing Processor (Abstract)

C. Murphy , Dept. of Electr.&Electron. Eng., Univ. Coll. Cork
W. Marnane , Dept. of Electr.&Electron. Eng., Univ. Coll. Cork
M. Keller , Dept. of Electr.&Electron. Eng., Univ. Coll. Cork
R. Ronan , Dept. of Electr.&Electron. Eng., Univ. Coll. Cork
pp. 1-10

An FPGA Implementation of the LMS Adaptive Filter for Audio Processing (Abstract)

A. Elhossini , Sch. of Eng., Guelph Univ., Ont.
S. Areibi , Sch. of Eng., Guelph Univ., Ont.
R. Dony , Sch. of Eng., Guelph Univ., Ont.
pp. 1-8

GF(2m) Arithmetic Modules for Elliptic Curve Cryptography (Abstract)

M. Morales-Sandoval , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
C. Feregrino-Uribe , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
pp. 1-8

Decision Tree Based FPGA-Architecture for Texture Sea State Classification (Abstract)

S. Lopez-Estrada , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
R. Cumplido , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
pp. 1-7

Realization of the sound space environment for the radiation-tolerant space craft (Abstract)

M. Yasunaga , Dept. of Comput. Sci., Tsukuba Univ., Ibaraki
H. Kawai , Dept. of Comput. Sci., Tsukuba Univ., Ibaraki
Y. Yamaguchi , Dept. of Comput. Sci., Tsukuba Univ., Ibaraki
pp. 1-8

Reconfigurable Implementation of Wavelet Integer Lifting Transforms for Image Compression (Abstract)

B. Gunturk , Dept. of Electr.&Comput. Eng., Louisiana State Univ., Baton Rouge, LA
J.L. Trahan , Dept. of Electr.&Comput. Eng., Louisiana State Univ., Baton Rouge, LA
R. Vaidyanathan , Dept. of Electr.&Comput. Eng., Louisiana State Univ., Baton Rouge, LA
S.L. Bishop , Dept. of Electr.&Comput. Eng., Louisiana State Univ., Baton Rouge, LA
S. Rai , Dept. of Electr.&Comput. Eng., Louisiana State Univ., Baton Rouge, LA
pp. 1-9

Real Time FPGA-based Architecture for Video Applications (Abstract)

G. Saldana , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
pp. 1-10

FPGA-based Pipeline Architecture to Transform Cartesian Images into Foveal Images by Using a new Foveation Approach (Abstract)

L. Altamirano , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
J. Martinez , Comput. Sci. Dept., Nat. Inst. for Astrophys., Opt.&Electron., Puebla
pp. 1-10

Change-driven Image Architecture on FPGA with adaptive threshold for Optical-Flow Computation (Abstract)

J.A. Boluda , Departamento de Informatica, Valencia Univ.
R. Gomez-Fabela , Departamento de Informatica, Valencia Univ.
F. Pardo , Departamento de Informatica, Valencia Univ.
J.C. Sosa , Departamento de Informatica, Valencia Univ.
pp. 1-8

Robust cDNA microarray image processing on a hand-held device (Abstract)

V. Rodellar , Univ. Politecnica de Madrid
B. Belean , Univ. Politecnica de Madrid
R. Malutan , Univ. Politecnica de Madrid
R. Martinez , Univ. Politecnica de Madrid
P. Gomez , Univ. Politecnica de Madrid
B. Stetter , Univ. Politecnica de Madrid
F. Diaz , Univ. Politecnica de Madrid
pp. 1-5

Modelling and Quantitative Analysis of Coupling Mechanisms of Programmable Processor Cores and Arithmetic Oriented eFPGA Macros (Abstract)

T. von Sydow , Chair of Electr. Eng.&Comput. Syst., RWTH Aachen Univ.
T.G. Noll , Chair of Electr. Eng.&Comput. Syst., RWTH Aachen Univ.
H. Blume , Chair of Electr. Eng.&Comput. Syst., RWTH Aachen Univ.
M. Korb , Chair of Electr. Eng.&Comput. Syst., RWTH Aachen Univ.
B. Neumann , Chair of Electr. Eng.&Comput. Syst., RWTH Aachen Univ.
pp. 1-10

Configuration and Programming of Heterogeneous Multiprocessors on a Multi-FPGA System Using TMD-MPI (Abstract)

P. Chow , Dept. of Electr.&Comput. Eng., Toronto Univ., Ont.
M. Saldana , Dept. of Electr.&Comput. Eng., Toronto Univ., Ont.
D. Nunes , Dept. of Electr.&Comput. Eng., Toronto Univ., Ont.
E. Ramalho , Dept. of Electr.&Comput. Eng., Toronto Univ., Ont.
pp. 1-10

Datapath and ISA Customization for Soft VLIW Processors (Abstract)

M. El-Majzoub , Dept. of Electr.&Comput. Eng., American Univ. of Beirut
P. Akl , Dept. of Electr.&Comput. Eng., American Univ. of Beirut
M.A.R. Saghir , Dept. of Electr.&Comput. Eng., American Univ. of Beirut
pp. 1-10

Implementation, Simulation and Validation of Dispatching Algorithms for Elevator Systems (Abstract)

D.M. Munoz , Departamentos de Engenharia Mecanica, Univ. de Brasilia
C.H. Llanos , Departamentos de Engenharia Mecanica, Univ. de Brasilia
pp. 1-8

FPGA-Based Educational Platform for Wireless Transmission Using System Generator (Abstract)

G.E. Martinez-Torres , Fac. de Ciencias, Univ. Autonoma de San Luis Potosi
J.M. Luna-Rivera , Fac. de Ciencias, Univ. Autonoma de San Luis Potosi
pp. 1-9

An FPGA Implementation of Linear Kernel Support Vector Machines (Abstract)

R. Valdes-Cristerna , Neuroimaging Lab., Univ. Autonoma Metropolitana-Iztapalapa, Mexico City
O. Yanez-Suarez , Neuroimaging Lab., Univ. Autonoma Metropolitana-Iztapalapa, Mexico City
O. Pina-Ramfrez , Neuroimaging Lab., Univ. Autonoma Metropolitana-Iztapalapa, Mexico City
pp. 1-6

High Performance Power Spectrum Analysis Using a FPGA Based Reconfigurable Computing Platform (Abstract)

C. Sajish , Hardware Technol. Dev. Group, Centre for Dev. of Adv. Comput., Pune
null Yogindra Abhyankar , Hardware Technol. Dev. Group, Centre for Dev. of Adv. Comput., Pune
null Yogesh Agarwal , Hardware Technol. Dev. Group, Centre for Dev. of Adv. Comput., Pune
pp. 1-5

Author Index (PDF)

pp. 341-342
97 ms
(Ver 3.3 (11022016))