The Community for Technology Leaders
Reconfigurable Computing and FPGAs, International Conference on (2006)
San Luis Potosi
Sept. 20, 2006 to Sept. 22, 2006
ISBN: 1-4244-0689-7
pp: 1-10
A. Garcia , Dept. Informatica, Univ. Fed. de Vicosa
R. Ferreira , Dept. Informatica, Univ. Fed. de Vicosa
M.V. Silva , Dept. Informatica, Univ. Fed. de Vicosa
ABSTRACT
Coarse-grained reconfigurable array architectures are currently focus of intensive research. They have already proven performance improvements and energy savings over traditional architectures. However, coarse-grained arrays vary widely in the number and characteristics of the processing elements and routing topologies used. This work presents a flexible mapping environment for design space exploration of coarse-grained, data-driven, reconfigurable array architectures. The mapping included in the environment presented in this paper takes advantage of Java and XML technologies to enable an efficient architectural tradeoff analysis. This approach does not focus on neither a specific mapping algorithm nor a specific architecture, but on an open environment where users can add their own mapping algorithms and architecture patterns. A genetic algorithm for placement is presented. A number of DSP benchmarks are used to explore a range of mesh architectures and to validate the approach. The experiments show a fast, scalable and flexible mapping environment to explore new mesh array patterns, homogeneous and heterogeneous architectures
INDEX TERMS
DSP benchmark, mesh mapping exploration, coarse-grained reconfigurable array architecture, design space exploration, Java, XML, genetic algorithm
CITATION
A. Garcia, R. Ferreira, M.V. Silva, "Mesh Mapping Exploration for Coarse-Grained Reconfigurable Array Architectures", Reconfigurable Computing and FPGAs, International Conference on, vol. 00, no. , pp. 1-10, 2006, doi:10.1109/RECONF.2006.307749
93 ms
(Ver 3.3 (11022016))