Areibi, S.
A Handel-C Implementation of the Back-Propagation Algorithm on Field Programmable Gate Arrays

Arias-Estrada, M.
Real-Time FPGA-Based Architecture for Bicubic Interpolation: An Application for Digital Image Scaling
FPGA-Based Customizable Systolic Architecture for Image Processing Applications

Avakian, A.
Optimizing Register Binding in FPGAs Using Simulated Annealing

Avila, A.
Hardware/Software Implementation of a Discrete Cosine Transform Algorithm Using SystemC

Ayala-Rincón, M.
VANNGen: A Flexible CAD Tool for Hardware Implementation of Artificial Neural Networks

Boemo, E.
Rapid Prototyping of a Self-Timed ALU with FPGAs
FPGA Implementation of a Synchronous and Self-Timed Neuroprocessor
**Braga, A.**

VANNGen: A Flexible CAD Tool for Hardware Implementation of Artificial Neural Networks

**Carrillo, S.**

Design and Implementation of an Embedded Microprocessor Compatible with IL Language in Accordance to the Norm IEC 61131-3

**Castillo, J.**

A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware

**Cumplido, R.**

An FPGA Parallel Sorting Architecture for the Burrows Wheeler Transform

On the Design of an FPGA-Based OFDM Modulator for IEEE 802.16-2004

**DeMara, R.**

Dynamic Voting Schemes to Enhance Evolutionary Repair in Reconfigurable Logic Devices

**Dieck, G.**

Hardware/Software Implementation of a Discrete Cosine Transform Algorithm Using SystemC
Esmeral, M.

Design and Implementation of an Embedded Microprocessor Compatible with IL Language in Accordance to the Norm IEC 61131-3

Feregrino, C.

An FPGA Parallel Sorting Architecture for the Burrows Wheeler Transform

García, J.

On the Design of an FPGA-Based OFDM Modulator for IEEE 802.16-2004

García-Martínez, M.

FPGA Implementation of an Efficient Multiplier over Finite Fields GF(2^m)

Huerta, P.

A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware

Härkönen, T.

A Novel FPGA Implementation of a Welding Control Using a New Bus Architecture
Jacobi, R.
VANNGen: A Flexible CAD Tool for Hardware Implementation of Artificial Neural Networks

Köhler, S.
Design Space Exploration of Coarse-Grain Reconfigurable DSPs

Laakkonen, O.
FPGA Implementation of DSVPWM Modulator

Lange, S.
On the Design of Two-Level Reconfigurable Architectures

Llanos, C.
VANNGen: A Flexible CAD Tool for Hardware Implementation of Artificial Neural Networks

Lopéz, V.
A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware

Luk, W.
High Quality Uniform Random Number Generation for Massively Parallel Simulations in FPGAs
Quartz: A Framework for Correct and Efficient Reconfigurable Design

Luukko, J.

A Novel FPGA Implementation of a Welding Control Using a New Bus Architecture

Maher, J.

Platform for Intrinsic Evolution of Analogue Neural Networks

Marcus, G.

An FPGA-Based Coprocessor for the SPHINX Speech Recognition System: Early Experiences

Marrakchi, Z.

Hierarchical FPGA Clustering Based on a Multilevel Partitioning Approach to Improve Routability and Reduce Power Dissipation

Martinez, J.

A Secure Self-Reconfiguring Architecture Based on Open-Source Hardware

Martinez, S.

Hardware/Software Implementation of a Discrete Cosine Transform Algorithm Using SystemC
Martínez, J.

An FPGA Parallel Sorting Architecture for the Burrows Wheeler Transform

Martínez, M.

An Image Comparison Circuit Design

Mehrez, H.

Hierarchical FPGA Clustering Based on a Multilevel Partitioning Approach to Improve Routability and Reduce Power Dissipation

Middendorf, M.

On the Design of Two-Level Reconfigurable Architectures

Milliord, C.

Dynamic Voting Schemes to Enhance Evolutionary Repair in Reconfigurable Logic Devices

Morales-Luna, G.

FPGA Implementation of an Efficient Multiplier over Finite Fields GF(2^m)

Morgan, F.

Platform for Intrinsic Evolution of Analogue Neural Networks
Applied VHDL Training Methodology, EDA Framework and Hardware Implementation Platform

Moussa, M.

A Handel-C Implementation of the Back-Propagation Algorithm on Field Programmable Gate Arrays

Mrabet, H.

Hierarchical FPGA Clustering Based on a Multilevel Partitioning Approach to Improve Routability and Reduce Power Dissipation

Nolazco-Flores, J.

An FPGA-Based Coprocessor for the SPHINX Speech Recognition System: Early Experiences

Nuño-Maganda, M.

Real-Time FPGA-Based Architecture for Bicubic Interpolation: An Application for Digital Image Scaling

O'Halloran, M.

Applied VHDL Training Methodology, EDA Framework and Hardware Implementation Platform

Ordaz-Moreno, A.
Hardware Signal Processing Unit for One-Dimensional Variable-Length Discrete Wavelet Transform

VHDL Core for 1024-Point Radix-4 FFT Computation

Ortega-Cisneros, S.

Rapid Prototyping of a Self-Timed ALU with FPGAs

FPGA Implementation of a Synchronous and Self-Timed Neuroprocessor

Ouaiss, I.

Optimizing Register Binding in FPGAs Using Simulated Annealing

Pajari, I.

A Novel FPGA Implementation of a Welding Control Using a New Bus Architecture

Pandya, V.

A Handel-C Implementation of the Back-Propagation Algorithm on Field Programmable Gate Arrays

Pell, O.

Quartz: A Framework for Correct and Efficient Reconfigurable Design

Pennacchia, A.
An Image Comparison Circuit Design

**Polo, A.**

Design and Implementation of an Embedded Microprocessor Compatible with IL Language in Accordance to the Norm IEC 61131-3

**Posada-Gómez, R.**

FPGA Implementation of an Efficient Multiplier over Finite Fields GF($2^m$)

**Preußer, T.**

Design Space Exploration of Coarse-Grain Reconfigurable DSPs

**Pyrhönen, O.**

FPGA Implementation of DSVPWM Modulator

A Novel FPGA Implementation of a Welding Control Using a New Bus Architecture

**Rauma, K.**

FPGA Implementation of DSVPWM Modulator

A Novel FPGA Implementation of a Welding Control Using a New Bus Architecture
Raygoza-Panduro, J.

Rapid Prototyping of a Self-Timed ALU with FPGAs

FPGA Implementation of a Synchronous and Self-Timed Neuroprocessor

Rocke, P.

Platform for Intrinsic Evolution of Analogue Neural Networks

Applied VHDL Training Methodology, EDA Framework and Hardware Implementation Platform

Rodríguez, S.

An FPGA Arithmetic Logic Unite for Computing Scalar Multiplication Using the Half-and-Add Method

Rodríguez-Enríquez, F.

FPGA Implementation of an Efficient Multiplier over Finite Fields $GF(2^n)$

Rodríguez-Henríquez, F.

An FPGA Arithmetic Logic Unite for Computing Scalar Multiplication Using the Half-and-Add Method

Romero-Troncoso, R.

Hardware Signal Processing Unit for One-Dimensional Variable-Length Discrete Wavelet Transform
VHDL Core for 1024-Point Radix-4 FFT Computation

Saldaña, G.

FPGA-Based Customizable Systolic Architecture for Image Processing Applications

Santoyo, R.

Hardware/Software Implementation of a Discrete Cosine Transform Algorithm Using SystemC

Sarén, H.

FPGA Implementation of DSVPWM Modulator

Sharma, C.

Dynamic Voting Schemes to Enhance Evolutionary Repair in Reconfigurable Logic Devices

Spallek, R.

Design Space Exploration of Coarse-Grain Reconfigurable DSPs

Suardíaz Muro, J.

Rapid Prototyping of a Self-Timed ALU with FPGAs

Thomas, D.
High Quality Uniform Random Number Generation for Massively Parallel Simulations in FPGAs

**Vite-Frias, J.**

Hardware Signal Processing Unit for One-Dimensional Variable-Length Discrete Wavelet Transform

VHDL Core for 1024-Point Radix-4 FFT Computation

**Zabel, M.**

Design Space Exploration of Coarse-Grain Reconfigurable DSPs

**Zimmerling, M.**

Design Space Exploration of Coarse-Grain Reconfigurable DSPs