The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2006)
Bialystok, Poland
Sept. 13, 2006 to Sept. 17, 2006
ISBN: 0-7695-2554-7
pp: 77-82
Marek Tudruj , Polish Academy of Sciences, Poland
Lukasz Masko , Polish-Japanese Institute of Information Technology, Poland
This paper concerns numerical computations in a new shared memory system architecture oriented towards systems on chip technology. Dynamically reconfigurable processor clusters which adjust at program run-time to computation and communication requirements of programs and a new data exchange method between processors - called "communication on the fly" are main assumed architectural features. They provide a synergy of processor switching between clusters with data reads on the fly by many processors in the cluster while being written by the switched processor into memory. The paper presents results of simulated execution of matrix multiplication parallel program graphs. Considered graphs are based on two data decomposition methods: recursive division of matrices into squares and division into stripes. Elementary serial multiplications of square submatrices in parallel algorithms are done using Strassen method. The experiments show high efficiency of the proposed matrix multiplication method.

M. Tudruj and L. Masko, "Fast Matrix Multiplication in Dynamic SMP Clusters with Communication on the Fly in Systems on Chip Technology," International Symposium on Parallel Computing in Electrical Engineering(PARELEC), Bialystok, 2006, pp. 77-82.
87 ms
(Ver 3.3 (11022016))