The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2006)
Bialystok, Poland
Sept. 13, 2006 to Sept. 17, 2006
ISBN: 0-7695-2554-7
pp: 62-67
Tomasz Madajczak , Technical University of Gda?sk, Poland
Henryk Krawczyk , Technical University of Gda?sk, Poland
This document presents the concept of integrating the SHECS (Shared Explicit Cache System)-based critical sections with SMP scheduler to obtain the efficient general purpose hardware mutual exclusion facility in the TLP-CMP (Thread-Level Parallelism - Chip Multiprocessing) SMP (Symmetric Multiprocessing) architectures. There are presented two solutions - the first integrates the SHECS-based CS with Software Multi- Queue SMP Scheduler, the second integrates the SHECSbased CS with Hardware Multi-Queue SMP Scheduler implemented as an additional functional unit within the TLP-CMP. The both propositions are implemented and simulated with using SoC (System-on-Chip) such as Intel? IXP 2800 network processor. The results of proveof- concept simulation (obtained with the IXA SDK 4.2 Workbench simulation environment) are presented and discussed in this document.

H. Krawczyk and T. Madajczak, "Integrating SHECS-Based Critical Sections with Hardware SMP Scheduler in TLP-CMPs," International Symposium on Parallel Computing in Electrical Engineering(PARELEC), Bialystok, 2006, pp. 62-67.
94 ms
(Ver 3.3 (11022016))