The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2004)
Dresden, Germany
Sept. 7, 2004 to Sept. 10, 2004
ISBN: 0-7695-2080-4
pp: 386-389
Marek Tudruj , Institute of Computer Science of the Polish Academy of Sciences; Polish-Japanese Institute of Information Technology
Lukasz Masko , Institute of Computer Science of the Polish Academy of Sciences
ABSTRACT
This paper presents a new version of the dynamic SMP cluster -based architecture oriented towards networks on chip implementation technique. Smaller sub-networks with many dynamic SMP clusters and communication on the fly are connected by a central global network. Processors are provided with multi-ported data caches that enable parallel data transactions with memory modules, including parallel data pre-fetching and communication on the fly. Simulation experiments are described, based on a graph program representation and an automatic graph evaluator. They show efficiency of the proposed solution for very fine grain numerical problems.
INDEX TERMS
null
CITATION

L. Masko and M. Tudruj, "Fine-Grain Numerical Computations in Dynamic SMP Clusters with Communication on the Fly," Parallel Computing in Electrical Engineering, 2004. International Conference on(PARELEC), Dresden, Germany, 2004, pp. 386-389.
doi:10.1109/PCEE.2004.33
96 ms
(Ver 3.3 (11022016))