The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2004)
Dresden, Germany
Sept. 7, 2004 to Sept. 10, 2004
ISBN: 0-7695-2080-4
pp: 303-308
Grzegorz Pastuszak , Warsaw University of Technology, Poland
ABSTRACT
This paper presents a high-performance architecture of the context adaptive binary arithmetic coder (CABAC) for the embedded block-coding algorithm in JPEG 2000. The architecture has been developed in two variants to code two or three context-symbol pairs per clock cycle. The inverse multiple branch selection (IMBS) method is proposed to minimize critical paths, which originate from causally dependent operations. The designs have been implemented in VHDL and synthesized for FPGA devices. Simulation results show that the two- and three-symbol engines can process about 22 million samples at 77 and 53 MHz working frequency, respectively.
INDEX TERMS
null
CITATION
Grzegorz Pastuszak, "A Novel Architecture of Arithmetic Coder in JPEG2000 Based on Parallel Symbol Encoding", Parallel Computing in Electrical Engineering, 2004. International Conference on, vol. 00, no. , pp. 303-308, 2004, doi:10.1109/PCEE.2004.6
90 ms
(Ver 3.3 (11022016))