The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2004)
Dresden, Germany
Sept. 7, 2004 to Sept. 10, 2004
ISBN: 0-7695-2080-4
pp: 123-128
Noboru Tanabe , Toshiba
Hironori Nakajo , Tokyo University of Agriculture and Technology
Hirotaka Hakozaki , Yokohama National University
Masasige Nakatake , Yokohama National University
Yasunori Dohi , Yokohama National University
Hideharu Amano , Keio University
Some applications with gather / scatter operations are difficult to accelerate. These operations cause inefficient cache use in each processor and fine grain global communications in parallel systems. There are several applications with such characteristics particularly in electrical engineering. For examples, circuit simulation and power flow simulation with LU decomposition for random sparse matrix has such characteristics. This paper presents how to make inexpensive personal supercomputers to solve these problems. In order to get the merit of commercial-off-the-shelf (COTS) continuously after the death of vector supercomputer vendors, it is designed without any modification on CPU, bridge chips on motherboard and memory chips. Only plugging a new memory module with vector load / store function and communication functions make an inexpensive home-use personal computer into a node similar to Earth simulator's one. Applications with unit striding or indexed accesses are going to be accelerated. How to accelerate NAS CG is shown as an example.

Y. Dohi, H. Hakozaki, N. Tanabe, H. Amano, M. Nakatake and H. Nakajo, "A New Memory Module for Memory Intensive Applications," Parallel Computing in Electrical Engineering, 2004. International Conference on(PARELEC), Dresden, Germany, 2004, pp. 123-128.
82 ms
(Ver 3.3 (11022016))