The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2002)
Warsaw, Poland
Sept. 22, 2002 to Sept. 25, 2002
ISBN: 0-7695-1730-7
pp: 139
J. Borkowski , Polish-Japanese Institute of Information Technology
D. Kopański , Polish-Japanese Institute of Information Technology
M. Tudruj , Polish-Japanese Institute of Information Technology
ABSTRACT
New synchronization mechanism using asynchronous computation activation and cancellation based on state monitoring of a parallel application, are presented. A proposal is given how to integrate the mechanisms with the GRADE graphical parallel program design environment. Necessary enhancements to the GUI along with the semantics and possible applications are presented. Efficient implementation methods for the proposed syncronization are discussed.
INDEX TERMS
null
CITATION
J. Borkowski, D. Kopański, M. Tudruj, "Adding Advanced Synchronization to Processes in GRADE", Parallel Computing in Electrical Engineering, 2004. International Conference on, vol. 00, no. , pp. 139, 2002, doi:10.1109/PCEE.2002.1115222
81 ms
(Ver 3.3 (11022016))