The Community for Technology Leaders
Parallel Computing in Electrical Engineering, 2004. International Conference on (2000)
Quebec, Canada
Aug. 27, 2000 to Aug. 30, 2000
ISBN: 0-7695-0759-X
pp: 155
S. Sur-Kolay , Indian Statistical Institute
S. Derrien , IRISA
ABSTRACT
Reconfigurable Accelerators (RAs) have the potential to provide significant speed-up over many traditional software implementations. However, their effective performance is often limited by their IO capabilities rather than by their computational power. Hence, it became important to consider these constraints when implementing an algorithm on such architecture. In this paper, we propose an IO conscious optimal partitioning strategy for RA based regular array implementations.
INDEX TERMS
CITATION
S. Rajopadhye, S. Sur-Kolay, S. Derrien, "Optimal Partitioning for FPGA Based Regular Array Implementations", Parallel Computing in Electrical Engineering, 2004. International Conference on, vol. 00, no. , pp. 155, 2000, doi:10.1109/PCEE.2000.873620
90 ms
(Ver 3.3 (11022016))