The Community for Technology Leaders
2016 International Conference on Parallel Architecture and Compilation Techniques (PACT) (2016)
Haifa, Israel
Sept. 11, 2016 to Sept. 15, 2016
ISBN: 978-1-5090-5308-7
pp: 299-312
Vladimir Kiriansky , MIT CSAIL, United States
Yunming Zhang , MIT CSAIL, United States
Saman Amarasinghe , MIT CSAIL, United States
ABSTRACT
Modern applications such as graph and data analytics, when operating on real world data, have working sets much larger than cache capacity and are bottlenecked by DRAM. To make matters worse, DRAM bandwidth is increasing much slower than per CPU core count, while DRAM latency has been virtually stagnant. Parallel applications that are bound by memory bandwidth fail to scale, while applications bound by memory latency draw a small fraction of much-needed bandwidth. While expert programmers may be able to tune important applications by hand through heroic effort, traditional compiler cache optimizations have not been sufficiently aggressive to overcome the growing DRAM gap. In this paper, we introduce milk — a C/C++ language extension that allows programmers to annotate memory-bound loops concisely. Using optimized intermediate data structures, random indirect memory references are transformed into batches of efficient sequential DRAM accesses. A simple semantic model enhances programmer productivity for efficient parallelization with OpenMP. We evaluate the Milk compiler on parallel implementations of traditional graph applications, demonstrating performance gains of up to 3×.
INDEX TERMS
Random access memory, Dairy products, Bandwidth, Hardware, Program processors, Parallel processing, Optimization
CITATION
Vladimir Kiriansky, Yunming Zhang, Saman Amarasinghe, "Optimizing indirect memory references with milk", 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT), vol. 00, no. , pp. 299-312, 2016, doi:10.1145/2967938.2967948
94 ms
(Ver 3.3 (11022016))