The Community for Technology Leaders
2014 23rd International Conference on Parallel Architecture and Compilation (PACT) (2014)
Edmonton, Canada
Aug. 23, 2014 to Aug. 27, 2014
ISBN: 978-1-5090-6607-0
pp: 473-474
Magnus Jahre , Norwegian University of Science and Technology (NTNU), NO-7491 Trondheim, Norway
ABSTRACT
Chip Multiprocessor (CMP) memory systems share memory system resources between processor cores. While this sharing enables good resource utilization and fast inter-processor communication, it also makes the performance of an application depend on its co-runners. This breaks the system software assumption that a process has the same rate of progress regardless of the co-schedule, potentially leading to priority inversion, missed deadlines, unpredictable interactive performance and non-compliance with service level agreements. In this work, we present a novel graph-based technique that accurately estimates the performance an application would experience without memory system interference. Dynamic interference-free performance estimates can enable scheduling algorithms and management policies that optimize directly for system performance metrics.
INDEX TERMS
Economic indicators, Interference, Resource management, Measurement, Estimation error, System software
CITATION
Magnus Jahre, "Graph-based performance accounting for chip multiprocessor memory systems", 2014 23rd International Conference on Parallel Architecture and Compilation (PACT), vol. 00, no. , pp. 473-474, 2014, doi:10.1145/2628071.2628111
92 ms
(Ver 3.3 (11022016))