2014 23rd International Conference on Parallel Architecture and Compilation (PACT) (2014)
Aug. 23, 2014 to Aug. 27, 2014
Nuno Diegues , INESC-ID, Instituto Superior Técnico, Universidade de Lisboa
Paolo Romano , INESC-ID, Instituto Superior Técnico, Universidade de Lisboa
Luis Rodrigues , INESC-ID, Instituto Superior Técnico, Universidade de Lisboa
Over the last years Transactional Memory (TM) gained growing popularity as a simpler, attractive alternative to classic lock-based synchronization schemes. Recently, the TM landscape has been profoundly changed by the integration of Hardware TM (HTM) in Intel commodity processors, raising a number of questions on the future of TM. We seek answers to these questions by conducting the largest study on TM to date, comparing different locking techniques, hardware and software TMs, as well as different combinations of these mechanisms, from the dual perspective of performance and power consumption. Our study sheds a mix of light and shadows on currently available commodity HTM: on one hand, we identify workloads in which HTM clearly outperforms any alternative synchronization mechanism; on the other hand, we show that current HTM implementations suffer of restrictions that narrow the scope in which these can be more effective than state of the art software solutions. Thanks to the results of our study, we identify a number of compelling research problems in the areas of TM design, compilers and self-tuning.
Hardware, Synchronization, Program processors, Instruments, Programming, Power demand
N. Diegues, P. Romano and L. Rodrigues, "Virtues and limitations of commodity hardware transactional memory," 2014 23rd International Conference on Parallel Architecture and Compilation (PACT), Edmonton, Canada, 2014, pp. 3-14.