The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2013)
Edinburgh, United Kingdom United Kingdom
Sept. 7, 2013 to Sept. 11, 2013
ISSN: 1089-795X
ISBN: 978-1-4799-1018-2
pp: 19-28
Vaivaswatha Nagaraj , Indian Inst. of Sci., Bangalore, India
R. Govindarajan , Indian Inst. of Sci., Bangalore, India
ABSTRACT
Precise pointer analysis is a problem of interest to both the compiler and the program verification community. Flow-sensitivity is an important dimension of pointer analysis that affects the precision of the final result computed. Scaling flow-sensitive pointer analysis to millions of lines of code is a major challenge. Recently, staged flow-sensitive pointer analysis has been proposed, which exploits a sparse representation of program code created by staged analysis. In this paper we formulate the staged flow-sensitive pointer analysis as a graph-rewriting problem. Graph-rewriting has already been used for flow-insensitive analysis. However, formulating flow-sensitive pointer analysis as a graph-rewriting problem adds additional challenges due to the nature of flow-sensitivity. We implement our parallel algorithm using Intel Threading Building Blocks and demonstrate considerable scaling (upto 2.6x) for 8 threads on a set of 10 benchmarks. Compared to the sequential implementation of staged flow-sensitive analysis, a single threaded execution of our implementation performs better in 8 of the benchmarks.
INDEX TERMS
Algorithm design and analysis, Approximation algorithms, Benchmark testing, Optimization, Parallel algorithms, Program processors
CITATION
Vaivaswatha Nagaraj, R. Govindarajan, , , , , , "Exploring hybrid memory for GPU energy efficiency through software-hardware co-design", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 19-28, 2013, doi:10.1109/PACT.2013.6618800
88 ms
(Ver 3.3 (11022016))