The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2011)
Galveston, Texas USA
Oct. 10, 2011 to Oct. 14, 2011
ISSN: 1089-795X
ISBN: 978-0-7695-4566-0
pp: 175-176
ABSTRACT
Future scalable multi-core chips are expected to implement a shared last-level cache (LLC) with banks distributed on chip, forcing a core to incur non-uniform access latencies to each bank. Consequently, high performance and energy efficiency depend on whether a thread's data is placed in local or nearby banks. Using compiler and programmer support, we aim to find an alternative solution to existing high-overhead designs. In this paper, we take existing parallel programs written in Pthreads, and show the performance gap between current static mapping schemes, costly migration schemes and idealized static and dynamic best-case scenarios.
INDEX TERMS
Data locality, static-NUCA, Performance
CITATION
Gagandeep S. Sachdev, Mary W. Hall, Kshitij Sudan, Rajeev Balasubramonian, "Understanding the Behavior of Pthread Applications on Non-Uniform Cache Architectures", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 175-176, 2011, doi:10.1109/PACT.2011.26
180 ms
(Ver 3.3 (11022016))