The Community for Technology Leaders
2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT) (2010)
Vienna, Austria
Sept. 11, 2010 to Sept. 15, 2010
ISBN: 978-1-5090-5032-1
pp: 567-568
Jun Lee , School of Computer Science and Engineering, Seoul National University, Korea
Sangmin Seo , School of Computer Science and Engineering, Seoul National University, Korea
Jaejin Lee , School of Computer Science and Engineering, Seoul National University, Korea
ABSTRACT
We propose a software transactional memory (STM) for heterogeneous multicores with small local memory. The heterogeneous multicore architecture consists of a general-purpose processor element (GPE) and multiple accelerator processor elements (APEs). The GPE is typically backed by a deep, on-chip cache hierarchy and hardware cache coherence. On the other hand, the APEs have small, explicitly addressed local memory that is not coherent with the main memory. Programmers of such multicore architectures suffer from explicit memory management and coherence problems. The STM for such multicores can alleviate the burden of the programmer and transparently handle data transfers at run time. Moreover, it makes the programmer free from controlling locks. Our TM is based on an existing software SVM for the accelerator architecture. The software SVM exploits software-managed caches and coherence protocols between the GPE and APEs. We also propose an optimization technique, called abort prediction, for the TM. It blocks a transaction from running until the chance of potential conflicts is eliminated. We implement the TM system and the optimization technique for a single Cell BE processor and evaluate their effectiveness with six compute-intensive benchmark applications.
INDEX TERMS
Heterogeneous Multicores, Software Shared Virtual Memory, Transactional Memory
CITATION
Jun Lee, Sangmin Seo, Jaejin Lee, "A software-SVM-based transactional memory for multicore accelerator architectures with local memory", 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT), vol. 00, no. , pp. 567-568, 2010, doi:
194 ms
(Ver 3.3 (11022016))