The Community for Technology Leaders
2009 18th International Conference on Parallel Architectures and Compilation Techniques (2009)
Raleigh, North Carolina, USA
Sept. 12, 2009 to Sept. 16, 2009
ISSN: 1089-795X
ISBN: 978-0-7695-3771-9
pp: 203-213
Chip-MultiProcessor (CMP) architectures are becoming more and more popular as an alternative to the traditional processors that only extract instruction-level parallelism from an application. CMPs introduce complexities when accounting CPU utilization. This is due to the fact that the progress done by an application during an interval of time highly depends on the activity of the other applications it is co-scheduled with. In this paper, we identify how an inaccurate measurement of the CPU utilization affects several key aspects of the system like the application scheduling or the charging mechanism in data centers. We propose a new hardware CPU accounting mechanism to improve the accuracy when measuring the CPU utilization in CMPs and compare it with the previous accounting mechanisms. Our results show that currently known mechanisms lead to a 19 % average error when it comes to CPU utilization accounting. Our proposal reduces this error to less than 1 % in a modeled 4-core processor system.
Cycle Accounting, Chip-MultiProcessor, Cache Partitioning Algorithms, Fairness, ATD

C. Luque, M. Moreto, M. Valero, A. Buyuktosunoglu, R. Gioiosa and F. J. Cazorla, "ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs," 2009 18th International Conference on Parallel Architectures and Compilation Techniques(PACT), Raleigh, North Carolina, USA, 2009, pp. 203-213.
91 ms
(Ver 3.3 (11022016))