The Community for Technology Leaders
2008 International Conference on Parallel Architectures and Compilation Techniques (PACT) (2008)
Toronto, ON, Canada
Oct. 25, 2008 to Oct. 29, 2008
ISBN: 978-1-5090-3021-7
pp: 240-249
Qiong Cai , Intel Barcelona Research Center, Intel Labs-UPC, Spain
Jose Gonzalez , Intel Barcelona Research Center, Intel Labs-UPC, Spain
Ryan Rakvic , United States Naval Academy, Annapolis, Maryland, USA
Grigorios Magklis , Intel Barcelona Research Center, Intel Labs-UPC, Spain
Pedro Chaparro , Intel Barcelona Research Center, Intel Labs-UPC, Spain
Antonio Gonzalez , Intel Barcelona Research Center, Intel Labs-UPC, Spain
ABSTRACT
We present a novel mechanism, called meeting point thread characterization, to dynamically detect critical threads in a parallel region. We define the critical thread the one with the longest completion time in the parallel region. Knowing the criticality of each thread has many potential applications. In this work, we propose two applications: thread delaying for multi-core systems and thread balancing for simultaneous multi-threaded (SMT) cores. Thread delaying saves energy consumptions by running the core containing the critical thread at maximum frequency while scaling down the frequency and voltage of the cores containing non-critical threads. Thread balancing improves overall performance by giving higher priority to the critical thread in the issue queue of an SMT core. Our experiments on a detailed microprocessor simulator with the Recognition, Mining, and Synthesis applications from Intel research laboratory reveal that thread delaying can achieve energy savings up to more than 40% with negligible performance loss. Thread balancing can improve performance from 1% to 20%.
INDEX TERMS
Instruction sets, Radiation detectors, Hardware, Dynamic scheduling, Energy consumption, Optimization,Energy-aware, Meeting point thread characterization, Critical threads, Thread delaying, Thread balancing, Multi-threaded Application, Microarchitecture, Low-power
CITATION
Qiong Cai, Jose Gonzalez, Ryan Rakvic, Grigorios Magklis, Pedro Chaparro, Antonio Gonzalez, "Meeting points: Using thread criticality to adapt multicore hardware to parallel regions", 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT), vol. 00, no. , pp. 240-249, 2008, doi:
91 ms
(Ver 3.3 (11022016))