The Community for Technology Leaders
16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007) (2007)
Brasov, Romania
Sept. 15, 2007 to Sept. 19, 2007
ISSN: 1089-795X
ISBN: 0-7695-2944-5
pp: 429
R. Ubal , Universidad Politecnica de Valencia, Spain
J. Sahuquillo , Universidad Politecnica de Valencia, Spain
S. Petit , Universidad Politecnica de Valencia, Spain
P. Lopez , Universidad Politecnica de Valencia, Spain
J. Duato , Universidad Politecnica de Valencia, Spain
ABSTRACT
The Validation Buffer (VB) Microarchitecture [4] retires instructions out of order, by substituting the classical ROB by the VB structure. The VB removes the negative effect of long latency instructions located at the ROB head, which prevent other instructions from retiring and cause frequent pipeline stalls due to lack of space in the ROB.
INDEX TERMS
null
CITATION
R. Ubal, J. Sahuquillo, S. Petit, P. Lopez, J. Duato, "VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors", 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), vol. 00, no. , pp. 429, 2007, doi:10.1109/PACT.2007.78
94 ms
(Ver 3.3 (11022016))