The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2007)
Brasov, Romania
Sept. 15, 2007 to Sept. 19, 2007
ISSN: 1089-795X
ISBN: 0-7695-2944-5
pp: 424
Sule Ozev , Duke University
Michael E. Bauer , Duke University
Bogdan F. Romanescu , Duke University
Daniel J. Sorin , Duke University
ABSTRACT
A major problem facing the computer and semi-conductor industries is the increasing amount of CMOS process variability [1, 3]. Variability in low-level circuit parameters, such as transistor gate length and gate oxide thickness, complicates system design by introducing uncertainty about how a fabricated system will perform. Although a circuit or chip is designed to run at a nominal clock frequency, the fabricated implementation may vary far from this expected performance.
INDEX TERMS
null
CITATION
Sule Ozev, Michael E. Bauer, Bogdan F. Romanescu, Daniel J. Sorin, "Reducing the Impact of Process Variability with Prefetching and Criticality-Based Resource Allocation", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 424, 2007, doi:10.1109/PACT.2007.59
136 ms
(Ver 3.3 (11022016))