The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2007)
Brasov, Romania
Sept. 15, 2007 to Sept. 19, 2007
ISSN: 1089-795X
ISBN: 0-7695-2944-5
pp: 235-244
Yoav Etsion , The Hebrew University of Jerusalem, Israel
Dror G. Feitelson , The Hebrew University of Jerusalem, Israel
ABSTRACT
Distinguishing transient blocks from frequently used blocks enables servicing references to transient blocks from a small fully-associative auxiliary cache structure. By inserting only frequently used blocks into the main cache structure, we can reduce the number of conflict misses, thus achieving higher performance and allowing the use of direct mapped caches which offer lower power consumption and lower access latencies. We suggest using a simple probabilistic filtering mechanism based on random sampling to identify and select the frequently used blocks. Furthermore, by using a small direct-mapped lookup table to cache the most recently accessed blocks in the auxiliary cache, we eliminate the vast majority of the costly fully-associative lookups. Finally, we show that a 16K direct-mapped L1 cache, augmentedwith a fully-associative 2K filter, achieves on average over 10% more instructions per cycle than a regular 16K, 4-way set-associative cache, and even ??5% more IPC than a 32K, 4-way cache, while consuming 70%-80% less dynamic power than either of them.
INDEX TERMS
null
CITATION
Yoav Etsion, Dror G. Feitelson, "L1 Cache Filtering Through Random Selection of Memory References", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 235-244, 2007, doi:10.1109/PACT.2007.44
107 ms
(Ver 3.3 (11022016))