The Community for Technology Leaders
2006 International Conference on Parallel Architectures and Compilation Techniques (PACT) (2006)
Seattle, WA, USA
Sept. 16, 2006 to Sept. 20, 2006
ISBN: 978-1-5090-3022-4
pp: 265-274
Deniz Balkan , Department of Computer Science, State University of New York, Binghamton, NY 13902-6000
Joseph Sharkey , Department of Computer Science, State University of New York, Binghamton, NY 13902-6000
Dmitry Ponomarev , Department of Computer Science, State University of New York, Binghamton, NY 13902-6000
Kanad Ghose , Department of Computer Science, State University of New York, Binghamton, NY 13902-6000
ABSTRACT
High-performance microprocessors use large, heavily-ported physical register files (RFs) to increase the instruction throughput. The high complexity and power dissipation of such RFs mainly stem from the need to maintain each and every result for a large number of cycles after the result generation. We observed that a significant fraction (about 45%) of the result values are never read from the register file and are not required to recover from branch mispredictions. In this paper, we propose SPARTAN — a set of micro-architectural extensions that predicts such transient values and in many cases completely avoids physical register allocations to them. We show that the transient values can be predicted as such with more than 97% accuracy on the average across simulated SPEC 2000 benchmarks. We evaluate the performance of SPARTAN on a variety of configurations and show that significant improvements in performance and energy-efficiency can be realized. Furthermore, we directly compare SPARTAN against a number of previously proposed schemes for register optimizations and show that our technique significantly outperforms all those schemes.
INDEX TERMS
Energy-Efficiency, Register Files
CITATION
Deniz Balkan, Joseph Sharkey, Dmitry Ponomarev, Kanad Ghose, "SPARTAN: Speculative avoidance of register allocations to transient values for performance and energy efficiency", 2006 International Conference on Parallel Architectures and Compilation Techniques (PACT), vol. 00, no. , pp. 265-274, 2006, doi:
165 ms
(Ver 3.3 (11022016))