The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2005)
St. Louis, Missouri
Sept. 17, 2005 to Sept. 21, 2005
ISSN: 1089-795X
ISBN: 0-7695-2429-X
pp: 7-16
Brad Calder , Microsoft Corporation
Erez Perelman , Department of Computer Science and Engineering, University of California, San Diego
Trishul Chilimbi , Department of Computer Science and Engineering, University of California, San Diego
ABSTRACT
<p>Current profiling techniques are good at identifying where time is being spent during program execution. These techniques are not as good at pinpointing exactly where in the execution there are de.nite opportunities a programmer can exploit with optimization.</p> <p>In this paper we present a new type of profiling analysis called Variational Path Profiling (VPP). VPP pinpoints exactly where in the program there are potentially significant optimization opportunities for speedup. VPP finds the acyclic control flow paths that vary the most in execution time (the time it takes to execute each occurrence of the path). This is calculated by sampling the time it takes to execute frequent paths using hardware performance counters. The motivation for concentrating on a path with a high net variation in its execution time is that it can potentially be optimized so that most or all executions of that path have the minimal execution time seen during profiling.</p> <p>We present a profiling and analysis approach to find these variational paths, so that they can be communicated back to a programmer to guide optimization. Our results show that this variation accounts for a signi.cant fraction of overall program execution time and a small number of paths account for a large fraction of this variation. By applying straight forward prefetching optimizations to these variational paths we see 8.5% speedups on average.</p>
INDEX TERMS
null
CITATION
Brad Calder, Erez Perelman, Trishul Chilimbi, "Variational Path Profiling", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 7-16, 2005, doi:10.1109/PACT.2005.41
184 ms
(Ver 3.3 (11022016))