2003 12th International Conference on Parallel Architectures and Compilation Techniques (2003)
New Orleans, Louisiana
Sept. 27, 2003 to Oct. 1, 2003
Dong-Yuan Chen , Intel Corporation
Lixia Liu , Intel Corporation
Chen Fu , Chinese Academy of Sciences
Shuxin Yang , Chinese Academy of Sciences
Chengyong Wu , Chinese Academy of Sciences
Roy Ju , Intel Corporation
Effective and efficient modeling and management of hardware resources have always been critical toward generating highly efficient code in optimizing compilers. The instruction templates and dispersal rules of the EPIC architecture add new complexity in managing resource constraints to instruction scheduler. We extended a finite state automaton (FSA) approach to efficiently manage all key resource constraints of an EPIC architecture on-thefly during instruction scheduling. We have fully integrated the FSA-based resource management into the instruction scheduler in the Open Research Compiler for the EPIC architecture. Our integrated approach shows up to 12% speedup on some SPECint2000 benchmarks and 4.5% speedup on average for all SPECint2000 benchmarks on an Itanium machine when compares to an instruction scheduler with decoupled resource management. In the meantime, the instruction scheduling time of our approach is reduced by 4% on average.
D. Chen, C. Fu, R. Ju, L. Liu, S. Yang and C. Wu, "Efficient Resource Management during Instruction Scheduling for the EPIC Architecture," 2003 12th International Conference on Parallel Architectures and Compilation Techniques(PACT), New Orleans, Louisiana, 2003, pp. 36.