The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2003)
New Orleans, Louisiana
Sept. 27, 2003 to Oct. 1, 2003
ISSN: 1089-795X
ISBN: 0-7695-2021-9
pp: 36
Dong-Yuan Chen , Intel Corporation
Chen Fu , Chinese Academy of Sciences
Roy Ju , Intel Corporation
Lixia Liu , Intel Corporation
Shuxin Yang , Chinese Academy of Sciences
Chengyong Wu , Chinese Academy of Sciences
ABSTRACT
Effective and efficient modeling and management of hardware resources have always been critical toward generating highly efficient code in optimizing compilers. The instruction templates and dispersal rules of the EPIC architecture add new complexity in managing resource constraints to instruction scheduler. We extended a finite state automaton (FSA) approach to efficiently manage all key resource constraints of an EPIC architecture on-thefly during instruction scheduling. We have fully integrated the FSA-based resource management into the instruction scheduler in the Open Research Compiler for the EPIC architecture. Our integrated approach shows up to 12% speedup on some SPECint2000 benchmarks and 4.5% speedup on average for all SPECint2000 benchmarks on an Itanium machine when compares to an instruction scheduler with decoupled resource management. In the meantime, the instruction scheduling time of our approach is reduced by 4% on average.
INDEX TERMS
null
CITATION
Dong-Yuan Chen, Chen Fu, Roy Ju, Lixia Liu, Shuxin Yang, Chengyong Wu, "Efficient Resource Management during Instruction Scheduling for the EPIC Architecture", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 36, 2003, doi:10.1109/PACT.2003.1238000
96 ms
(Ver 3.3 (11022016))