

# Proceedings

## 2001 International Conference on Parallel Architectures and Compilation Techniques

8–12 September 2001 • Barcelona, Catalunya, Spain

### Sponsored by

IEEE Computer Society Technical Committee on Computer Architecture  
IEEE Computer Society Technical Committee on Parallel Processing  
ACM SIGARCH  
IFIP Working Group 10.3

### With the support of

Technical University of Catalunya (UPC)  
Comision Interministerial de Ciencia y Tecnologia (CICYT)  
Comissio Interdepartamental de Recerca i Innovaci6 Tecnologica (CIRIT)  
Compaq Spain  
IBM Spain  
Silicon Graphics Spain  
Hewlett-Packard HPL  
IBM Research  
Intel Corporation  
Microsoft Research



Los Alamitos, California

Washington • Brussels • Tokyo

---

Copyright © 2001 by The Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

*The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

IEEE Computer Society Order Number PR01363  
ISBN 0-7695-1363-8  
ISSN 1089-796X

*Additional copies may be ordered from:*

IEEE Computer Society  
Customer Service Center  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1314  
Tel: + 1 714 821 8380  
Fax: + 1 714 821 4641  
<http://computer.org/>  
[csbooks@computer.org](mailto:csbooks@computer.org)


IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: + 1 732 981 0060  
Fax: + 1 732 981 9667  
[http://shop.ieee.org/store/](http://shop.ieee.org/store/customer-service@ieee.org)  
[customer-service@ieee.org](mailto:customer-service@ieee.org)

IEEE Computer Society  
Asia/Pacific Office  
Watanabe Bldg., 1-4-2  
Minami-Aoyama  
Minato-ku, Tokyo 107-0062  
JAPAN  
Tel: + 81 3 3408 3118  
Fax: + 81 3 3408 3553  
[tokyo.ofc@computer.org](mailto:tokyo.ofc@computer.org)

Editorial production by A. Denise Williams

Cover art production by Alex Torres

Printed in the United States of America by The Printing House



# Table Of Contents

## International Conference on Parallel Architectures and Compilation Techniques

<b>General Chair's Message</b> .....	viii
<b>Conference Organizers</b> .....	ix
<b>Program Committee</b> .....	x

### Keynote Address

*Randall D. Isaac, VP Science and Technology, IBM Research*

### Session 1: Simulation and Modeling

Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications .....	3
<i>T. Sherwood, E. Perelman, and B. Calder</i>	
Modeling Superscalar Processors via Statistical Simulation .....	15
<i>S. Nussbaum and J. Smith</i>	
Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces .....	25
<i>L. Eeckhout and K. De Bosschere</i>	

### Session 2: Efficient Caches

Filtering Techniques to Improve Trace-Cache Efficiency .....	37
<i>R. Rosner, A. Mendelson, and R. Ronen</i>	
Reactive-Associative Caches .....	49
<i>B. Batson and T. Vijaykumar</i>	
Adaptive Mode Control: A Static-Power-Efficient Cache Design .....	61
<i>H. Zhou, M. Toburen, E. Rotenberg, and T. Conte</i>	

### Session 3: Specialized Instruction Sets

Implementation and Evaluation of the Complex Streamed Instruction Set .....	73
<i>B. Juurlink, D. Tcheressiz, S. Vassiliadis, and H. Wijshoff</i>	
On the Efficiency of Reductions in $\mu$ -SIMD Media Extensions .....	83
<i>J. Corbal, R. Espasa, and M. Valero</i>	

### Keynote Address

*Justin Rattner, Intel Fellow and Director of Microprocessor Research Labs MRL*

### Session 4: Prediction and Recovery

Boolean Formula-Based Branch Prediction for Future Technologies .....	97
<i>D. Jiménez, H. Hanson, and C. Lin</i>	
Using Dataflow Based Context for Accurate Value Prediction .....	107
<i>R. Thomas and M. Franklin</i>	
Recovery Mechanism for Latency Misprediction .....	118
<i>E. Morancho, J. María Llabería, and A. Olivé</i>	

<b>Session 5: Memory Optimization</b>	
A Cost Framework for Evaluating Integrated Restructuring Optimizations.....	131
<i>B. Chandramouli, J. Carter, W. Hsieh, and S. McKee</i>	
Compiling for the Impulse Memory Controller.....	141
<i>X. Huang, Z. Wang, and K. McKinley</i>	
On the Stability of Temporal Data Reference Profiles .....	151
<i>T. Chilimbi</i>	
<b>Session 6: Program Optimization</b>	
Code Reordering and Speculation Support for Dynamic Optimization Systems .....	163
<i>E. Nystrom, R. Barnes, M. Merten, and W-M. Hwu</i>	
A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors .....	175
<i>J. Codina, J. Sánchez, and A. González</i>	
Cache-Friendly Implementations of Transitive Closure.....	185
<i>M. Penner and V. Prasanna</i>	
<b>Session 7: Technology Implications</b>	
Exploring the Design Space of Future CMPs.....	199
<i>J. Huh, D. Burger, and S. Keckler</i>	
Area and System Clock Effects on SMT/CMP Processors.....	211
<i>J. Burns and J-L. Gaudiot</i>	
<b>Keynote Address</b>	
<i>Joel Emer, Compaq Staff Fellow</i>	
<b>Session 8: Parallel Machines</b>	
Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on CMP Platforms .....	221
<i>F. Warg and P. Stenström</i>	
Compiler and Runtime Analysis for Efficient Communication in Data Intensive Applications.....	231
<i>R. Ferreira, G. Agrawal, and J. Saltz</i>	
Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors.....	243
<i>M. Garzarán, M. Prvulovic, Y. Zhang, A. Jula, H. Yu, L. Rauchwerger, and J. Torrellas</i>	
<b>Session 9: Data Prefetching</b>	
Optimizing Software Data Prefetches with Rotating Registers .....	257
<i>G. Doshi, R. Krishnaiyer, and K. Muthukumar</i>	
Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes.....	268
<i>N. Kohout, S. Choi, D. Kim, and D. Yeung</i>	
Data Flow Analysis for Software Prefetching Linked Data Structures in Java .....	280
<i>B. Cahoon and K. McKinley</i>	
Comparing and Combining Read Miss Clustering and Software Prefetching.....	292
<i>V. Pai and S. Adve</i>	
<b>Author Index</b> .....	305