The Community for Technology Leaders
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (2000)
Philadelphia, Pennsylvania
Oct. 15, 2000 to Oct. 19, 2000
ISSN: 1089-795X
ISBN: 0-7695-0622-4
pp: 261
Edwin Naroska , University of Dortmund
Uwe Schwiegelshohn , University of Dortmund
Rung-Ji Shang , National Taiwan University
Feipei Lai , National Taiwan University
ABSTRACT
In this paper, we address the parallel timing simulation of synchronous VLSI designs on networks of workstations (NOWs). Our approaches exploit the performance gap between cycles based simulators and timing simulator techniques and combine both methods to speedup timing simulation. Based on the technique we developed four different simulation methods, which are characterized by removing some communication between the timing simulators. In particular, we execute a timing simulator on each node of the NOW and use cycle-based simulation to produce synchronization information required by the timing simulators. One of our methods even does not need any communication at all and is hence well suited for parallel simulation on NOWs, which are typically characterized, by low bandwidth and high communication latency. Simulation results show that a significant speedup can be achieved even for very small circuits.
INDEX TERMS
parallel timing simulation, workstation cluster, circuit simulation, cycle-based simulation
CITATION
Edwin Naroska, Uwe Schwiegelshohn, Rung-Ji Shang, Feipei Lai, "Hybrid Parallel Circuit Simulation Approaches", Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, vol. 00, no. , pp. 261, 2000, doi:10.1109/PACT.2000.888350
83 ms
(Ver 3.3 (11022016))