The Community for Technology Leaders
Networks-on-Chip, International Symposium on (2007)
Princeton, New Jersey
May 7, 2007 to May 9, 2007
ISBN: 0-7695-2773-6
pp: 307-316
Xiang Wu , AMD
Tamer Ragheb , Rice University
Adnan Aziz , UT Austin
Yehia Massoud , Rice University
ABSTRACT
Many DSP algorithms are very computationally intensive. They are typically implemented using an ensemble of processing elements (PEs) operating in parallel. The results from PEs need to be communicated with other PEs, and for many applications the cost of implementing the communication between PEs is very high. Given a DSP algorithm with high communication complexity, it is natural to use a Network-on-Chip (NoC) to implement the communication. We address two key optimization problems that arise in this context--placement, i.e., assigning computations to PEs on the NoC, and scheduling, i.e., constructing a detailed cycle-by- cycle scheme for implementing the communication between PEs on the NoC.
INDEX TERMS
null
CITATION

Y. Massoud, A. Aziz, T. Ragheb and X. Wu, "Implementing DSP Algorithms with On-Chip Networks," 2007 International Symposium on Networks-on-Chip(NOCS), Princeton, NJ, 2007, pp. 307-316.
doi:10.1109/NOCS.2007.25
86 ms
(Ver 3.3 (11022016))