The Community for Technology Leaders
2009 IEEE International Conference on Networking, Architecture, and Storage (2009)
Zhang Jia Jie, Hunan, China
July 9, 2009 to July 11, 2009
ISBN: 978-0-7695-3741-2
pp: 223-226
ABSTRACT
For most SoCs, off-chip DRAM is an important resource that is shared by many heterogeneous function units(FU).To meet different memory access requirements by these FUs,it is crucial that the memory subsystem is capable of providing different Quality of Service(QoS).Due to the nature of DRAM, the available bandwidth greatly depends on the memory access sequence. However,conventional schedulers are not aware of the variable bandwidth.In this paper, a QoS scheduler is proposed by recognizing the inefficiency caused by ongoing memory accesses.The experimental results show that, the scheduler can provide bandwidth guarantee for bandwidth sensitive FUs even in the worst case scenarios. And low latency for latency sensitive FUs can be achieved when the bus is below the saturation point.
INDEX TERMS
CITATION

Y. Chen, X. Gao, L. Zhang, Q. Liu and M. Su, "Efficiency-Aware QoS DRAM Scheduler," 2009 IEEE International Conference on Networking, Architecture, and Storage(NAS), Zhang Jia Jie, Hunan, China, 2009, pp. 223-226.
doi:10.1109/NAS.2009.49
93 ms
(Ver 3.3 (11022016))