Table of Contents

5th International Workshop on Microprocessor Test and Verification — MTV 2004

Preface vii
Acknowledgement viii
Workshop Organizing Committee ix
Program Committee ix

Session A: Functional Test Generation

TiGeR, the Transmeta Instruction GEnerator: A Production Based, Pseudo Random Instruction x86 Test Generator
A. Nadkarni and T. Kenville 2

Automatic Test Programs Generation Driven by Internal Performance Counters
W. Lindsay, E. Sanchez, M. Sonza Reorda, and G. Squillero 8

Session B: SOC Test

Compact ATPG for Concurrent SOC Testing
A. Abdulrahman and S. Tragoudas 16

Using Infrastructure IPs to Support SW-Based Self-Test of Processor Cores
P. Bernardi, M. Rebaudengo, and M. Sonza Reorda 22

Session C: Modeling and Verification Method

Extreme Formal Modeling (XFM) for Hardware Models
S. Suhaib, D. Mathaikutty, D. Berner, and S. Shukla 30

Formal Specification of an Asynchronous Processor via Action Refinement
X. Sun, X. Song, J. Wu, and M. Majster-Cederbaum 36

Session D: SAT and Applications

Debugging Sequential Circuits Using Boolean Satisfiability
M. Ali, A. Veneris, S. Safarpour, M. Abadir, R. Drechsler, and A. Smith 44

On the Impact of Structural Circuit Partitioning on SAT-Based Combinational Circuit Verification
M. Herbstritt, T. Kmieciak, and B. Becker 50

PICHAFF² — A Hierarchical Parallel SAT Solver
T. Schubert and B. Becker 56
Session E: Functional Verification

Robust Vera Coding Techniques for Gate-Level and Tester-Compliant SoC Verification Environments
   M. Litterick and J. Geishauser

Functional Verification of Pipelined Processors: A Case Study
   P. Mishra, N. Dutt, and Y. Kashai

A Verification Methodology for Reconfigurable Systems
   M. Borgatti, A. Fedeli, U. Rossi, J.-L. Moussa, F. Fummi, G. Pravadelli, and C. Marconcini

Session F: Advanced Test

Identification of Gates for Covering all Critical Paths
   M. Khan, S. Tragoudas, M. Abadir, and B. Liu

A Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide
   X. Lu, Z. Li, W. Qiu, D. Walker, and W. Shi

On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design
   J. Zeng, M. Abadir, G. Vandling, L.-C. Wang, A. Karako, and J. Abraham

Special Session G: Micro-Architecture Verification

Micro-Architecture Verification for Microprocessors
   E. Bin and L. Fournier

Author Index

Test Technology Technical Council (TTTC)